scispace - formally typeset
A

Alberto Sangiovanni-Vincentelli

Researcher at University of California, Berkeley

Publications -  946
Citations -  47259

Alberto Sangiovanni-Vincentelli is an academic researcher from University of California, Berkeley. The author has contributed to research in topics: Logic synthesis & Finite-state machine. The author has an hindex of 99, co-authored 934 publications receiving 45201 citations. Previous affiliations of Alberto Sangiovanni-Vincentelli include National University of Singapore & Lawrence Berkeley National Laboratory.

Papers
More filters
Proceedings ArticleDOI

Performance Optimization Using Exact Sensitization

TL;DR: A new delay optimization procedure that optimizes only sensitizable paths greater than the desired delay t is described, and this method accounts for both functional and topological interactions in the circuit.
Proceedings ArticleDOI

Irredundant sequential machines via optimal logic synthesis

TL;DR: It is shown that optimal sequential logic synthesis can produce irredundant, fully testable finite-state machines and that 100% testability can be ensured without the addition of extra logic and without constraints on the state assignment and logic optimization.
Journal ArticleDOI

Reduced offsets for minimization of binary-valued functions

TL;DR: A modified approach to two-level logic minimization is described which obviates the need to compute the offset, yet provides the same global picture available with theoffset, based on a new concept called the reduced offset.
Journal ArticleDOI

Logic synthesis for manufacturability

TL;DR: Design for manufacturability denotes all techniques designers use to estimate and control yield and robustness during the design phase, prior to manufacturing.
Journal ArticleDOI

ThunderBird: a complete standard cell layout package

TL;DR: Results on industrial circuits versus numerous automatic and manual layout methods showed that ThunderBird yielded area savings ranging from 15 to 75%.