A
Artur Niewiadomski
Researcher at Siedlce University of Natural Sciences and Humanities
Publications - 42
Citations - 395
Artur Niewiadomski is an academic researcher from Siedlce University of Natural Sciences and Humanities. The author has contributed to research in topics: Model checking & Genetic algorithm. The author has an hindex of 9, co-authored 42 publications receiving 382 citations.
Papers
More filters
Journal Article
VerICS 2007 - a Model Checker for Knowledge and Real-Time
Magdalena Kacprzak,Wojciech Nabiałek,Artur Niewiadomski,Wojciech Penczek,Agata Półrola,Maciej Szreter,Bożena Woźna,Andrzej Zbrzezny +7 more
TL;DR: New features of the VerICS verifier include SAT-based model checking for multi-agent systems and several extensions and improvements to real-time systems' verification.
Journal Article
Comparing BDD and SAT Based Techniques for Model Checking Chaum's Dining Cryptographers Protocol
Magdalena Kacprzak,Alessio Lomuscio,Artur Niewiadomski,Wojciech Penczek,Franco Raimondi,Maciej Szreter +5 more
TL;DR: This work model the protocol in terms of a network of communicating automata and verify that the protocol meets the anonymity requirements specified and evaluated two different model checking techniques to verify the protocols.
VerICS 2004: A Model Checker for Real Time and Multi-agent Systems ?
TL;DR: The current version of VerICS uses also a new graphical user interface to design time Petri nets and timed automata, and Splitting for properties to be specied in subsets of TCTL and CTLpK.
Journal ArticleDOI
PlanICS - a Web Service Composition Toolset
Dariusz Doliwa,Wojciech Horzelski,Mariusz Jarocki,Artur Niewiadomski,Wojciech Penczek,Agata Półrola,Maciej Szreter,Andrzej Zbrzezny +7 more
TL;DR: A prototype toolset to planning by automatic composition of web services with SAT-based parametric bounded model checking used to obtain the solutions in form of sequences of services invocations together with the example services' input values.
Journal ArticleDOI
A New Approach to Model Checking of UML State Machines
TL;DR: A new approach to model checking of systems specified in UML where all the executions of an UML system are encoded directly into a boolean propositional formula, satisfiability of which is checked using a SAT-solver.