scispace - formally typeset
C

Christopher W. Leitz

Researcher at Massachusetts Institute of Technology

Publications -  89
Citations -  3316

Christopher W. Leitz is an academic researcher from Massachusetts Institute of Technology. The author has contributed to research in topics: Layer (electronics) & Electron mobility. The author has an hindex of 24, co-authored 79 publications receiving 3209 citations. Previous affiliations of Christopher W. Leitz include TSMC.

Papers
More filters
Journal ArticleDOI

Controlling threading dislocation densities in Ge on Si using graded SiGe layers and chemical-mechanical polishing

TL;DR: In this paper, a method of controlling threading dislocation densities in Ge on Si involving graded SiGe layers and chemical-mechanical polishing (CMP) is presented.
Journal ArticleDOI

Monolithic integration of room-temperature cw GaAs/AlGaAs lasers on Si substrates via relaxed graded GeSi buffer layers

TL;DR: In this article, a GaAs/AlxGa(1−x)As quantum well laser has been demonstrated via organometallic chemical vapor deposition on relaxed graded Ge/GeSi/Si virtual substrates on Si.
Journal ArticleDOI

Strained Ge channel p-type metal–oxide–semiconductor field-effect transistors grown on Si1−xGex/Si virtual substrates

TL;DR: In this article, a strained Ge channel p-type metal-oxide-semiconductor field effect transistors (p-MOSFETs) were fabricated on Si0.3Ge0.7 virtual substrates.
Journal ArticleDOI

Electron mobility enhancement in strained-Si n-MOSFETs fabricated on SiGe-on-insulator (SGOI) substrates

TL;DR: In this article, the authors demonstrate electron mobility enhancement in strained-Si n-MOSFETs fabricated on relaxed Si/sub 1-x/Ge/sub x/-on-insulator (SGOI) substrates with a high Ge content of 25%.
Journal ArticleDOI

Hole mobility enhancements in strained Si/Si1-yGey p-type metal-oxide-semiconductor field-effect transistors grown on relaxed Si1-xGex (x<y) virtual substrates

TL;DR: In this article, the authors achieved peak hole mobility enhancement factors of 5.15 over bulk Si in metal-oxide-semiconductor field effect transistors (MOSFETs) by combining tensile strained Si surface channels and compressively strained 80% Ge buried channels grown on relaxed 50% Ge virtual substrates.