E
Eugene Koskin
Researcher at University College Dublin
Publications - 21
Citations - 120
Eugene Koskin is an academic researcher from University College Dublin. The author has contributed to research in topics: Phase-locked loop & Jitter. The author has an hindex of 5, co-authored 19 publications receiving 72 citations.
Papers
More filters
Journal ArticleDOI
A Single-Electron Injection Device for CMOS Charge Qubits Implemented in 22-nm FD-SOI
Imran Bashir,Elena Blokhina,Ali Esmailiyan,Dirk Leipold,Mike Asker,Eugene Koskin,Panagiotis Giounanlis,Hongying Wang,Dennis Andrade-Miceli,Andrii Sokolov,Anna Koziol,Teerachot Siriburanon,R. Bogdan Staszewski +12 more
TL;DR: In this article, a single-electron injection device for position-based charge qubit structures implemented in 22-nm fully depleted silicon-on-insulator CMOS is presented.
Journal ArticleDOI
A Concept of Synchronous ADPLL Networks in Application to Small-Scale Antenna Arrays
TL;DR: A reconfigurable oscillatory network that generates a synchronous and distributed clocking signal and an accurate model of the network is proposed to facilitate the study of its design space and ensure that it operates in its optimal, synchronous mode.
Journal ArticleDOI
A Fully Integrated DAC for CMOS Position-Based Charge Qubits with Single-Electron Detector Loopback Testing
Ali Esmailiyan,Hongying Wang,Mike Asker,Eugene Koskin,Dirk Leipold,Imran Bashir,Kai Xu,Anna Koziol,Elena Blokhina,R. Bogdan Staszewski +9 more
TL;DR: In this paper, a position-based charge qubit structure implemented in 22-nm FDSOI CMOS is used to control a tiny capacitive DAC (CDAC) that occupies $3.5\times 45\,\, \,\mu \text{m}^{2}$ and consumes 0.27mW running at a 2GHz system clock.
Journal ArticleDOI
Generation of a Clocking Signal in Synchronized All-Digital PLL Networks
TL;DR: This brief shows that an ADPLL network can be synchronized both in frequency and phase, and shows that for a large Cartesian network the average network jitter increases insignificantly with the size of the system.
Proceedings ArticleDOI
Discrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networks
TL;DR: A mathematical model of an All-Digital Phase-Locked Loop employing a time-to-digital phase detector that represents a nonlinear discrete-time map and provides significant benefits for the simulation of a single PLL, a network of PLLs or their design.