scispace - formally typeset
Search or ask a question
Author

Gaofei Tang

Other affiliations: University of Hong Kong
Bio: Gaofei Tang is an academic researcher from Hong Kong University of Science and Technology. The author has contributed to research in topics: Power semiconductor device & Threshold voltage. The author has an hindex of 16, co-authored 36 publications receiving 860 citations. Previous affiliations of Gaofei Tang include University of Hong Kong.

Papers
More filters
Journal ArticleDOI
TL;DR: Optimal gate drive conditions are proposed to provide sufficient gate over-drive to minimize the impact of the $V_{{\rm{TH}}}$ under switching operations.
Abstract: The systematic characterization of a 650-V/13-A enhancement-mode GaN power transistor with p-GaN gate is presented. Critical device parameters such as ON-resistance $R_{{\rm{ON}}}$ and threshold voltage $V_{{\rm{TH}}}$ are evaluated under both static and dynamic (i.e., switching) operating conditions. The dynamic R ON is found to exhibit different dependence on the gate drive voltage $V_{{\rm{GS}}}$ from the static $R_{{\rm{ON}}}$ . While reasonably suppressed at higher $V_{{\rm{GS}}}$ of 5 and 6 V, the degradation in dynamic R ON is significantly larger at lower $V_{{\rm{GS}}}$ of 3–4 V, which is attributed to the positive shift in $V_{{\rm{TH}}}$ under switching operations. In addition to characterization of discrete devices, a custom-designed double-pulse test circuit with 400-V, 10-A test capability is built to evaluate the transient switching performance of the p-GaN gate power transistors. Optimal gate drive conditions are proposed to: 1) provide sufficient gate over-drive to minimize the impact of the $V_{{\rm{TH}}}$ shift on the dynamic $R_{{\rm{ON}}}$ ; and 2) leave enough headroom to save the device from excessive gate stresses. Moreover, gate drive circuit design and board layout considerations are also discussed by taking into account the fast switching characteristics of GaN devices.

210 citations

Journal ArticleDOI
TL;DR: The drain induced dynamic threshold voltage shift is investigated, and the underlying mechanisms are explained with a charge storage model.
Abstract: The drain induced dynamic threshold voltage ( ${V}_{\textrm {th}}$ ) shift of a ${p}$ -GaN gate HEMT with a Schottky gate contact is investigated, and the underlying mechanisms are explained with a charge storage model. When the device experiences a high drain bias ${V}_{\textrm {DSQ}}$ , the gate-to-drain capacitance ( ${C}_{\textrm {GD}}$ ) is charged to ${Q}_{\textrm {GD}}$ ( ${V}_{\textrm {DSQ}}$ ). As the drain voltage drops to ${V}_{\textrm {DSM}}$ where ${V}_{\textrm {th}}$ is measured, ${C}_{\textrm {GD}}$ is expected to be discharged to ${Q}_{\textrm {GD}}$ ( ${V}_{\textrm {DSM}}$ ). However, the metal/ ${p}$ -GaN Schottky junction could block the discharging current, resulting in storage of negative charges in the ${p}$ -GaN layer. For the device to turn on, additional gate voltage is required to counteract the stored negative charges, resulting in a positive shift of ${V}_{\textrm {th}}$ . The dynamic ${V}_{\textrm {th}}$ shift is an intrinsic and predictable characteristic of the ${p}$ -GaN gate HEMT which is linearly correlated with $\Delta \!{Q}_{\textrm {GD}}={Q}_{\textrm {GD}}$ ( ${V}_{\textrm {DSQ}}$ ) $- {Q}_{\textrm {GD}}$ ( ${V}_{\textrm {DSM}}$ ). The ${V}_{\textrm {th}}$ shift is dependent on ${V}_{\textrm {DSQ}}$ as well as ${V}_{\textrm {DSM}}$ , indicating that the ${V}_{\textrm {th}}$ shift is varying along the load line during a switching operation.

114 citations

Proceedings ArticleDOI
01 Dec 2016
TL;DR: By employing an interface protection technique to overcome the degradation of etched GaN surface in high-temperature process, highly reliable LPCVD-SiN x gate dielectric was successfully integrated with recessed-gate structure to achieve high performance enhancement mode (V th ∼ + 2.37 V @ I d = 100 μA/mm) GaN MIS-FETs with high stability and high reliability.
Abstract: By employing an interface protection technique to overcome the degradation of etched GaN surface in high-temperature process, highly reliable LPCVD-SiN x gate dielectric was successfully integrated with recessed-gate structure to achieve high-performance enhancement-mode (V th ∼ +2.37 V @ I d = 100 μA/mm) GaN MIS-FETs with high stability and high reliability. The LPCVD-SiN x /GaN MIS-FET delivers remarkable advantages in high Vth thermal stability, long time-dependent gate dielectric breakdown (TDDB) lifetime and low bias temperature instability (BTI).

100 citations

Journal ArticleDOI
TL;DR: In this paper, the impacts of static and dynamic gate stress on threshold voltage instability in Schottky-type AlGaN/GaN heterojunction field-effect transistors are experimentally investigated.
Abstract: The impacts of static and dynamic gate stress on the threshold voltage ( ${V}_{\text {TH}}$ ) instability in Schottky-type ${p}$ -GaN gate AlGaN/GaN heterojunction field-effect transistors are experimentally investigated. ${V}_{\text {TH}}$ shifts negatively under large positive bias static stress ( ${V}_{\text {G}}\_ {\text {stress}} > 5$ V) by adopting conventional quasi-static characterization techniques. In contrast, ${V}_{\text {TH}}$ under fast-dynamic-stress exhibits positive shift, and a positive frequency dependence occurs within a wide range of frequency from 10 Hz to 1 MHz. The different ${V}_{\text {TH}}$ instability behavior under static and dynamic stress mainly originates from the time-dependent charges (electrons and holes) storage/release mechanisms in the ${p}$ -GaN layer, which is floating in the Schottky-type ${p}$ -GaN gate HEMT.

99 citations

Journal ArticleDOI
TL;DR: In this article, an analytical circuit model that combines the circuit parameters with intrinsic characteristics of the high-voltage GaN transistor and antiparallel diode is proposed to provide design guidelines for mitigating false turn-on of GaN transistors.
Abstract: Compared with the state-of-the-art Si-based power devices, enhancement-mode Gallium Nitride (E-mode GaN) transistors have better figures of merit and exhibit great potential in enabling higher switching frequency, higher efficiency, and higher power density for power converters. The bridge-leg configuration circuit, consisting of a controlling switch and a synchronous switch, is a critical component in many power converters. However, owing to the low threshold voltage and fast switching speed, E-mode GaN devices are more prone to false turn-on phenomenon in bridge-leg configuration, leading to undesirable results, such as higher switching loss, circuit oscillation, and shoot through. In order to expand gate terminal's safe operating margin without increasing reverse conduction loss during deadtime, negative gate voltage bias for turn-off and antiparallel diode could be applied to E-mode GaN device. In this paper, with consideration of strong nonlinearities in C–V and I–V characteristics of high-voltage (650 V) E-mode GaN transistors, analytical device models are first developed. Then, we develop an analytical circuit model that combines the circuit parameters with intrinsic characteristics of the high-voltage GaN transistor and antiparallel diode. Thus, key transient waveforms with regard to the false turn-on problem can be acquired, including displacement current and false triggering voltage pulse on gate terminal. The simulated waveforms are then verified on a testing board with GaN-based bridge-leg circuit. In contrast to piecewise switching process models and PSpice simulation, the proposed model exhibits outstanding performances. To provide design guidelines for mitigating false turn-on of GaN transistor, the impacts of different circuit parameters, along with the optimum negative gate voltage bias, are investigated based on the proposed model.

84 citations


Cited by
More filters
Journal ArticleDOI
TL;DR: Several device technologies for realizing normally off operation that is highly desirable for power switching applications are presented and the examples of circuit applications that can greatly benefit from the superior performance of GaN power devices are demonstrated.
Abstract: In this paper, we present a comprehensive reviewand discussion of the state-of-the-art device technology and application development of GaN-on-Si power electronics. Several device technologies for realizing normally off operation that is highly desirable for power switching applications are presented. In addition, the examples of circuit applications that can greatly benefit from the superior performance of GaN power devices are demonstrated. Comparisonwith other competingpower device technology, such as Si superjunction-MOSFET and SiC MOSFET, is also presented and analyzed. Critical issues for commercialization of GaN-on-Si power devices are discussed with regard to cost, reliability, and ease of use.

922 citations

Journal ArticleDOI
TL;DR: This collection of GaN technology developments is not itself a road map but a valuable collection of global state-of-the-art GaN research that will inform the next phase of the technology as market driven requirements evolve.
Abstract: Gallium nitride (GaN) is a compound semiconductor that has tremendous potential to facilitate economic growth in a semiconductor industry that is silicon-based and currently faced with diminishing returns of performance versus cost of investment. At a material level, its high electric field strength and electron mobility have already shown tremendous potential for high frequency communications and photonic applications. Advances in growth on commercially viable large area substrates are now at the point where power conversion applications of GaN are at the cusp of commercialisation. The future for building on the work described here in ways driven by specific challenges emerging from entirely new markets and applications is very exciting. This collection of GaN technology developments is therefore not itself a road map but a valuable collection of global state-of-the-art GaN research that will inform the next phase of the technology as market driven requirements evolve. First generation production devices are igniting large new markets and applications that can only be achieved using the advantages of higher speed, low specific resistivity and low saturation switching transistors. Major investments are being made by industrial companies in a wide variety of markets exploring the use of the technology in new circuit topologies, packaging solutions and system architectures that are required to achieve and optimise the system advantages offered by GaN transistors. It is this momentum that will drive priorities for the next stages of device research gathered here.

788 citations

Journal ArticleDOI
14 Jan 2019
TL;DR: The problems of high common mode currents and bearing and insulation damage, which are caused by high dv/dt, and the reliability of WBG devices are discussed.
Abstract: Wide bandgap (WBG) device-based power electronics converters are more efficient and lightweight than silicon-based converters. WBG devices are an enabling technology for many motor drive applications and new classes of compact and efficient motors. This paper reviews the potential applications and advances enabled by WBG devices in ac motor drives. Industrial motor drive products using WBG devices are reviewed, and the benefits are highlighted. This paper also discusses the technical challenges, converter design considerations, and design tradeoffs in realizing the full potential of WBG devices in motor drives. There is a tradeoff between high switching frequency and other issues such as high dv/dt and electromagnetic interference. The problems of high common mode currents and bearing and insulation damage, which are caused by high dv/dt , and the reliability of WBG devices are discussed.

207 citations

Journal ArticleDOI
TL;DR: The nitridized 2D/3D heterostructure with effective interface treatment exhibits a clean band gap and substantial optical absorption ability and could be potentially used as practical photocatalyst for hydrogen generation by water splitting using solar energy.
Abstract: Interface engineering is a key strategy to deal with the two-dimensional (2D)/three-dimensional (3D) hybrid heterostructure, since the properties of this atomic-layer-thick 2D material can easily be impacted by the substrate environment. In this work, the structural, electronic, and optical properties of the 2D/3D heterostructure of monolayer MoS2 on wurtzite GaN surface without and with nitridation interfacial layer are systematically investigated by first-principles calculation and experimental analysis. The nitridation interfacial layer can be introduced into the 2D/3D heterostructure by remote N2 plasma treatment to GaN sample surface prior to stacking monolayer MoS2 on top. The calculation results reveal that the 2D/3D integrated heterostructure is energetically favorable with a negative formation energy. Both interfaces demonstrate indirect band gap, which is a benefit for longer lifetime of the photoexcited carriers. Meanwhile, the conduction band edge and valence band edge of the MoS2 side increas...

204 citations

Journal ArticleDOI
TL;DR: In this paper, a comprehensive study about an emerging GaN HEMT technology suitable for RF and high power applications is presented. But it was found that AlN/GaN based HEMTs were superior in offering highest drain current of 4 A, high 2DEG charge density (ns) of 6 × 1013 cm−2, highest cutoff frequency of 2.02 THZ, while preserving breakdown voltages.

161 citations