scispace - formally typeset
Search or ask a question
Author

Jay S chranM er

Bio: Jay S chranM er is an academic researcher. The author has an hindex of 1, co-authored 1 publications receiving 1 citations.

Papers
More filters

Cited by
More filters
Proceedings ArticleDOI
04 Oct 2004
TL;DR: In this article, the lattice mismatch between silicon and SiGe alloys, combined with layer transfer through the Smart Cut/spl trade/ technology, allow forming two types of strained Si -strained Si on SiGe on insulator, known as SGOI, and strained Si directly on the SiGe directly on a sSOI.
Abstract: 300 mm SOI wafers with sub-100nm thick active Si layers are currently produced in large quantities and used in advanced microprocessor circuits. To further enhance the performance of the next generation of devices, strained Si layers on insulator are being developed. The lattice mismatch between silicon and SiGe alloys, combined with layer transfer through the Smart Cut/spl trade/ technology allow forming two types of strained Si - strained Si on SiGe on insulator, known as SGOI, and strained Si directly on insulator, known as sSOI. Fabrication methods and wafer characteristics for SOI, SGOI, and sSOI are discussed here.

45 citations