scispace - formally typeset
J

Jon Turner

Researcher at Washington University in St. Louis

Publications -  9
Citations -  1497

Jon Turner is an academic researcher from Washington University in St. Louis. The author has contributed to research in topics: Router & Network switch. The author has an hindex of 5, co-authored 9 publications receiving 1490 citations. Previous affiliations of Jon Turner include University of Washington.

Papers
More filters
Proceedings ArticleDOI

Scalable high speed IP routing lookups

TL;DR: This paper describes a new algorithm for best matching prefix using binary search on hash tables organized by prefix lengths that scales very well as address and routing table sizes increase and introduces Mutating Binary Search and other optimizations that considerably reduce the average number of hashes to less than 2.
Proceedings ArticleDOI

Reprogrammable network packet processing on the field programmable port extender (FPX)

TL;DR: A prototype platform has been developed that allows processing of packets at the edge of a multi-gigabit-per-second network switch and simplifies the development and deployment of new hardware-accelerated packet processing circuits.
Journal ArticleDOI

Scalable high-speed prefix matching

TL;DR: A taxonomy for prefix matching technologies is introduced, which is used as a basis for describing, categorizing, and comparing existing approaches, and a fast scheme using binary search over hash tables, especially suited for matching long addresses, such as the 128 bit addresses proposed for use in the next generation Internet Protocol, IPv6.
Proceedings ArticleDOI

Field programmable port extender (FPX) for distributed routing and queuing

TL;DR: The Field-programmable Port Extender (FPX) is being built to augment the Washington University Gigabit Switch (WUGS) with reprogrammable logic, and will first be used to implement fast IP lookup algorithms and distributed input queueing.

Parallel FPGA Programming over Backplane Chassis

TL;DR: The mechanism described herein allows multiple FPGAs to be programmed across a backplane and only a single configuration PROM is required to store the configuration for the multiple instances of the design.