K
Khoa Le
Researcher at Cergy-Pontoise University
Publications - 15
Citations - 137
Khoa Le is an academic researcher from Cergy-Pontoise University. The author has contributed to research in topics: Low-density parity-check code & Decoding methods. The author has an hindex of 6, co-authored 15 publications receiving 103 citations. Previous affiliations of Khoa Le include University of Paris.
Papers
More filters
Journal ArticleDOI
Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders
Thien Truong Nguyen-Ly,Valentin Savin,Khoa Le,David Declercq,Fakhreddine Ghaffari,Oana Boncalo +5 more
TL;DR: This paper introduces a new approach to cost-effective, high-throughput hardware designs for low-density parity-check (LDPC) decoders, called nonsurjective finite alphabet iterative decmoders (NS-FAIDs), which exploits the robustness of message-passing LDPC decoder to inaccuracies in the calculation of exchanged messages.
Posted Content
Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders
Thien Truong Nguyen-Ly,Valentin Savin,Khoa Le,David Declercq,Fakhreddine Ghaffari,Oana Boncalo +5 more
TL;DR: In this paper, a non-surjective finite alphabet iterative decoders (NS-FAIDs) are proposed to exploit the robustness of message-passing LDPC decoding to inaccuracies in the calculation of exchanged messages.
Proceedings ArticleDOI
Efficient realization of probabilistic gradient descent bit flipping decoders
Khoa Le,David Declercq,Fakhreddine Ghaffari,Christian Spagnol,Emmanuel Popovici,Predrag Ivanis,Bane Vasic +6 more
TL;DR: It is shown that both implementation of the PGDBF improve greatly the error correction performance, while maintaining the same large throughtput, in the case of LFSR-PGDBF and a new approach using binary sequences that are produced by the LDPC decoder, named IVRG, as second design.
Journal ArticleDOI
Variable-Node-Shift Based Architecture for Probabilistic Gradient Descent Bit Flipping on QC-LDPC Codes
TL;DR: The VNSA is shown to further improve the decoding performance of the PGDBF, with respect to other hardware implementations reported in the literature, while reducing the complexity below that of the GDBF.
Journal ArticleDOI
Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes
TL;DR: The problem is solved gracefully by developing a low-complexity check-node update function, greatly improving the reliability of check-to-variable messages and an efficient 5G LDPC decoder architecture is presented.