L
Lei Jin
Researcher at University of Pittsburgh
Publications - 9
Citations - 522
Lei Jin is an academic researcher from University of Pittsburgh. The author has contributed to research in topics: Cache & Cache pollution. The author has an hindex of 8, co-authored 9 publications receiving 514 citations.
Papers
More filters
Proceedings ArticleDOI
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
Sangyeun Cho,Lei Jin +1 more
TL;DR: This paper presents and studies a distributed L2 cache management approach through OS-level page allocation for future many-core processors that can provide differentiated execution environment to running programs by dynamically controlling data placement and cache sharing degrees.
Proceedings ArticleDOI
TPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation
TL;DR: Tsim is designed and implemented, an event-driven manycore processor simulator that models detailed memory hierarchy, interconnect, and coherence protocol models based on the proposed TPTS framework, and achieves an impressive simulation speed of 146 MIPS, when running 16-thread parallel applications.
Proceedings ArticleDOI
A flexible data to L2 cache mapping approach for future multicore processors
Lei Jin,Hyunjin Lee,Sangyeun Cho +2 more
TL;DR: This paper proposes and studies a distributed L2 cache management approach through page-level data to cache slice mapping in a future processor chip comprising many cores, allowing mimicking a wide spectrum of L2 caching policies without complex hardware support.
Proceedings ArticleDOI
SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors
Lei Jin,Sangyeun Cho +1 more
TL;DR: SOS, the authors' software-oriented distributed shared cache management approach, infers a program’s data affinity hints through a novel machine learning based analysis of its L2 cache access behavior, and achieves an average speedup of 10% and up to 23% over the shared cache scheme.
Journal ArticleDOI
Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach
TL;DR: A novel fast multicore processor architecture simulation framework called Two-Phase Trace-driven Simulation (TPTS), which splits detailed timing simulation into a trace generation phase and a trace simulation phase and achieves an impressive simulation speed of 146 millions of simulated instructions per second, when running 16-thread parallel applications.