M
Matteo Sonza Reorda
Researcher at Polytechnic University of Turin
Publications - 340
Citations - 5043
Matteo Sonza Reorda is an academic researcher from Polytechnic University of Turin. The author has contributed to research in topics: Fault coverage & Automatic test pattern generation. The author has an hindex of 32, co-authored 295 publications receiving 4525 citations. Previous affiliations of Matteo Sonza Reorda include University of California, Riverside & NXP Semiconductors.
Papers
More filters
Proceedings ArticleDOI
On the automatic generation of SBST test programs for in-field test
TL;DR: This work describes an ATPG framework targeting stuck-at faults based on Bounded Model Checking and shows that the proposed method is the first able to automatically generate SBST test programs whose fault efficiency is superior to those produced with state-of-the-art manual approaches.
Proceedings Article
RT-level Fault Simulation Techniques based on Simulation Command Scripts
TL;DR: This paper aims at exploiting the capabilities of commercial V HDL simulators to compute faulty responses without modifying the VHDL source code, and results show that simulation of a faulty circuit is no more costly than simulation of the original circuit.
Proceedings ArticleDOI
Integrating BIST techniques for on-line SoC testing
A. Manzone,P. Bernardi,Michelangelo Grosso,Maurizio Rebaudengo,Ernesto Sanchez,Matteo Sonza Reorda +5 more
TL;DR: This paper proposes to reuse structures inserted to support the manufacturing test to perform non-concurrent on-line test of SoCs to guarantee effective and low-cost solutions for mission-mode fault detection capabilities within complex SoCs.
Proceedings ArticleDOI
Testing permanent faults in pipeline registers of GPGPUs: A multi-kernel approach
TL;DR: In-field test solutions based on Software-Based Self-Test (SBST) targeting the control-path of pipeline registers located in the Streaming Multiprocessor (SM) of a GPGPU, using a multiple-kernel approach to detect permanent faults in these register fields are proposed.
Proceedings ArticleDOI
RoRA: a reliability-oriented place and route algorithm for SRAM-based FPGAs
TL;DR: This paper presents a reliability-oriented place and route algorithm that is able to mitigate the effects of the considered upsets in FPGA's configuration memory.