scispace - formally typeset
Search or ask a question
Author

Pawan Kapur

Bio: Pawan Kapur is an academic researcher. The author has contributed to research in topics: Solar cell & Layer (electronics). The author has an hindex of 17, co-authored 59 publications receiving 741 citations.

Papers published on a yearly basis

Papers
More filters
Patent
09 Dec 2010
TL;DR: The back contact back junction solar cell as discussed by the authors comprises a substrate having a light capturing frontside surface with a passivation layer, a doped base region, and an doped backside emitter region with a polarity opposite the doped ground region.
Abstract: Back contact back junction solar cell and methods for manufacturing are provided. The back contact back junction solar cell comprises a substrate having a light capturing frontside surface with a passivation layer, a doped base region, and a doped backside emitter region with a polarity opposite the doped base region. A backside passivation layer and patterned reflective layer on the emitter form a light trapping backside mirror. An interdigitated metallization pattern is positioned on the backside of the solar cell and a permanent reinforcement provides support to the cell.

77 citations

Patent
30 Dec 2012
TL;DR: In this article, the fabrication methods and structures relating to multi-level metallization for solar cells as well as fabrication methods for forming thin film back contact solar cells are provided.
Abstract: Fabrication methods and structures relating to multi-level metallization for solar cells as well as fabrication methods and structures for forming thin film back contact solar cells are provided.

48 citations

Patent
24 Apr 2013
TL;DR: In this article, fabrication methods and structures relating to multi-level metallization for solar cells as well as fabrication method and structures for forming back contact solar cells are provided; however, they do not provide a detailed discussion of the fabrication process.
Abstract: Fabrication methods and structures relating to multi-level metallization for solar cells as well as fabrication methods and structures for forming back contact solar cells are provided.

48 citations

Patent
02 Apr 2013
TL;DR: In this paper, fabrication methods and structures relating to multi-level metallization for solar cells as well as fabrication method and structures for forming back contact solar cells are provided; however, they do not provide a detailed discussion of the fabrication process.
Abstract: Fabrication methods and structures relating to multi-level metallization for solar cells as well as fabrication methods and structures for forming back contact solar cells are provided.

45 citations

Patent
05 May 2010
TL;DR: In this article, a front contact thin-film solar cell is formed on a thin-filtered crystalline silicon substrate through ion implantation processes, followed by a back contact solar cell.
Abstract: A front contact thin-film solar cell is formed on a thin-film crystalline silicon substrate. Emitter regions, selective emitter regions, and a back surface field are formed through ion implantation processes. In yet another embodiment, a back contact thin-film solar cell is formed on a thin-film crystalline silicon substrate. Emitter regions, selective emitter regions, base regions, and a front surface field are formed through ion implantation processes.

44 citations


Cited by
More filters
Patent
27 Mar 2017
TL;DR: In this article, an Integrated Circuit device including a first layer including first single crystal transistors; a second layer overlaying the first layer, the second layer including second single-crystal transistors, where the second-layer thickness is less than one micron, where a plurality of the first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to the plurality of transistors that cross the first-dice lane.
Abstract: An Integrated Circuit device, including: a first layer including first single crystal transistors; a second layer overlaying the first layer, the second layer including second single crystal transistors, where the second layer thickness is less than one micron, where a plurality of the first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to the plurality of the first transistors that cross the first dice lane, where a plurality of the second transistors are circumscribed by a second dice lane of at least 10 microns width, and there are no second conductive connections to the plurality of the second transistors that cross the second dice lane, and at least one thermal conducting path from at least one of the second single crystal transistors to an external surface of the device.

185 citations

Patent
19 Dec 2014
TL;DR: A high efficiency configuration for a solar cell module comprises solar cells arranged in a shingled manner to form super cells, which may be arranged to efficiently use the area of the solar module, reduce series resistance, and increase module efficiency as mentioned in this paper.
Abstract: A high efficiency configuration for a solar cell module comprises solar cells arranged in a shingled manner to form super cells, which may be arranged to efficiently use the area of the solar module, reduce series resistance, and increase module efficiency.

164 citations

Patent
17 Sep 2010
TL;DR: In this paper, photosensitive devices and associated methods are provided, for example, a photosensitive imager device can include a semiconductor substrate having multiple doped regions forming at least one junction, a textured region coupled to the semiconductor substrategies and positioned to interact with electromagnetic radiation, and an electrical transfer element coupled to an electrical substrate and operable to transfer an electrical signal from the at least 1 junction.
Abstract: Photosensitive devices and associated methods are provided. In one aspect, for example, a photosensitive imager device can include a semiconductor substrate having multiple doped regions forming at least one junction, a textured region coupled to the semiconductor substrate and positioned to interact with electromagnetic radiation, and an electrical transfer element coupled to the semiconductor substrate and operable to transfer an electrical signal from the at least one junction. In one aspect, the textured region is operable to facilitate generation of an electrical signal from the detection of infrared electromagnetic radiation. In another aspect, interacting with electromagnetic radiation further includes increasing the semiconductor substrate's effective absorption wavelength as compared to a semiconductor substrate lacking a textured region.

113 citations

Patent
04 Feb 2010
TL;DR: In this paper, a solar cell and a method for manufacturing the same is described, which includes a substrate of a first conductive type, an anti-reflection layer that is positioned on the substrate and is formed of a transparent conductive oxide material.
Abstract: A solar cell and a method for manufacturing the same are disclosed. The solar cell includes a substrate of a first conductive type, an anti-reflection layer that is positioned on the substrate and is formed of a transparent conductive oxide material, a plurality of emitter layers on the substrate, the plurality of emitter layers being of a second conductive type opposite the first conductive type, a plurality of first electrodes on the plurality of emitter layers, and a plurality of second electrodes that are electrically connected to the substrate and are positioned to be spaced apart from the plurality of first electrodes. The first electrodes and the second electrodes are positioned on the same surface of the substrate.

112 citations

Patent
25 Jun 2015
TL;DR: In this paper, the authors described the methods of passivating light-receiving surfaces of solar cells with high energy gap (Eg) materials, and the resulting solar cells.
Abstract: Methods of passivating light-receiving surfaces of solar cells with high energy gap (Eg) materials, and the resulting solar cells, are described. In an example, a solar cell includes a substrate having a light-receiving surface. A passivating dielectric layer is disposed on the light-receiving surface of the substrate. A Group III-nitride material layer is disposed above the passivating dielectric layer. In another example, a solar cell includes a substrate having a light-receiving surface. A passivating dielectric layer is disposed on the light-receiving surface of the substrate. A large direct band gap material layer is disposed above the passivating dielectric layer, the large direct band gap material layer having an energy gap (Eg) of at least approximately 3.3. An anti-reflective coating (ARC) layer disposed on the large direct band gap material layer, the ARC layer comprising a material different from the large direct band gap material layer.

106 citations