scispace - formally typeset
P

Pengfei Yu

Researcher at Shanghai Jiao Tong University

Publications -  6
Citations -  103

Pengfei Yu is an academic researcher from Shanghai Jiao Tong University. The author has contributed to research in topics: Logic gate & Gate dielectric. The author has an hindex of 4, co-authored 6 publications receiving 87 citations.

Papers
More filters
Journal ArticleDOI

Highly Efficient All-Solution-Processed Low-Voltage Organic Transistor with a Micrometer-Thick Low-k Polymer Gate Dielectric Layer

TL;DR: In this article, the authors realized all-solution-processed low-voltage OTFTs on a micrometer-thick (1.16 μm) gate dielectric layer of very common material (commercial SU8 photoresist) by reducing the subgap density of states at the channel.
Journal ArticleDOI

Universal Compact Model for Thin-Film Transistors and Circuit Simulation for Low-Cost Flexible Large Area Electronics

TL;DR: A user-friendly tool was developed to provide an interactive way for convenient parameter extraction and the model is continuous from the off-state and subthreshold regimes to the above-threshold regime, avoiding the convergence problems when being used in SPICE circuit simulations.
Journal ArticleDOI

Top-Gate Dry-Etching Patterned Polymer Thin-Film Transistors With a Protective Layer on Top of the Channel

TL;DR: In this paper, a fluorine polymer layer is used to protect the organic semiconductor surface from the patterning processes so that the common photoresist can be used, and the ON/OFF-current ratios of the patterned top-gate organic thin-film transistors are improved by about one order of magnitude compared with that of unpatterned devices.
Journal ArticleDOI

Numerical Simulation and Analysis of the Switching Performance for Printable Low-Voltage Organic Thin-Film Transistors in Active-Matrix Backplanes

TL;DR: In this article, the performance of two types of low-voltage organic thin-film transistors (OTFTs) as switches in active-matrix backplanes is compared.
Proceedings Article

Low voltage organic thin-film transistor with reduced sub-gap DOS for power efficient logic circuits

TL;DR: In this paper, the performance of low voltage organic thinfilm transistors (OTFTs) using two different approaches including enlarging the gate dielectric capacitance with large permittivity (high-k) gate Dielectric material and reducing the sub-gap density of states (DOS) at the channel were compared by device and circuit hybrid simulations.