R
Rao Tummala
Researcher at Georgia Institute of Technology
Publications - 628
Citations - 12781
Rao Tummala is an academic researcher from Georgia Institute of Technology. The author has contributed to research in topics: Interposer & Capacitor. The author has an hindex of 43, co-authored 623 publications receiving 11663 citations. Previous affiliations of Rao Tummala include Qualcomm & IBM.
Papers
More filters
Patent
Embedded actives and discrete passives in a cavity within build-up layers
TL;DR: In this article, the authors describe an electronic system or module which includes embedded actives and discrete passives, and methods for use in fabricating packages containing embedded active devices and/or discrete passive devices.
Journal ArticleDOI
Colloidal processing of polymer ceramic nanocomposites for integral capacitors
TL;DR: In this article, the dispersion mechanism in a slightly polar solvent such as propylene glycol methyl ether acetate (PGMEA) was investigated from electrophoretic measurements.
Journal ArticleDOI
Toward high output-power nanogenerator
TL;DR: In this paper, the factors that determine the power output of a piezoelectric nanowire (NW) nanogenerator have been analyzed, and the output current is the sum of those contributed by all of the NWs while the output voltage is determined by the voltage generated by a single NW, the capacitance of the NE array and the system.
Journal ArticleDOI
Vertically aligned Zn2SiO4 nanotube/ZnO nanowire heterojunction arrays.
TL;DR: This study has for the first time been able to prepare aligned Zn2SiO4 nanotube/ZnO nanowire heterojunction arrays using a template-assisted growth, followed by an annealing process, and provides a potential technique for fabricating aligned heterojunctions arrays.
Patent
Multi-layered glass-ceramic substrate for mounting of semiconductor device
Bernt Narken,Rao Tummala +1 more
TL;DR: In this paper, a method for fabricating an interconnection package for a plurality of semiconductor chips which include the fabrication of a multilayered glass-ceramic superstructure with a multi-layered distribution of conductors on a preformed multilayered glassceramic base, by the repeatable steps of depositing a conductor pattern on the base and forming thereon a crystallizable glass dielectric layer which is then crystallized to a glass, prior to further additions of conductor patterns and crystallisable glass layers to form a monolithic compatible substrate all through.