scispace - formally typeset
Search or ask a question
Author

Saptarshi Pathak

Bio: Saptarshi Pathak is an academic researcher. The author has contributed to research in topics: Breakdown voltage & High-electron-mobility transistor. The author has an hindex of 1, co-authored 2 publications receiving 2 citations.

Papers
More filters
Journal ArticleDOI
TL;DR: In this paper, the authors reported the fabrication of pseudomorphic high electron mobility transistors (pHEMTs) with engineered recess structure of any width of choice, by a single lithography and etching step with the help of silicon-nitride-assisted process.
Abstract: We report the fabrication of pseudomorphic high electron mobility transistors (pHEMTs) with engineered recess structure of any width of choice, by a single lithography and etching step with the help of silicon-nitride-assisted process. In this process, a silicon nitride layer is deposited prior to gate lithography. First, the silicon nitride is etched by buffered hydrofluoric acid (BHF) in the gate opening and then selective recessing is performed. The recess base width can be engineered by varying etch time of silicon nitride in BHF. The base width increases linearly with etch time as shown by SEM. We demonstrate that the top photoresist gate opening that decides the gate length is unaffected by any duration of silicon nitride etch time. Thereby, we have engineered the distance from gate edge to n+-GaAs (Lgn+) which decides the gate-to-drain breakdown voltage (BVgd). With this method, BVgd?increased from 12 to 20?V as a function of Lgn+. The electric field distribution across the recess structure has been simulated to interpret this result. Since the high BVgd?of pHEMT is essential for power applications as well as switch applications, this method can be easily adopted even though the corresponding reduction in transconductance and unit current gain cut-off frequency (ft) is only marginal from 375 to 350 mS mm?1?and from 39 to 31?GHz, respectively.

2 citations

Journal ArticleDOI
TL;DR: In this paper, a single mask processing technique for realizing double recess structure with the help of silicon nitride layer was presented, where two etching steps of silicon oxide and GaAs followed one after the other, generated the double recess structures, wherein the various etch times decide the width and shape of double recess.

Cited by
More filters
Journal ArticleDOI
TL;DR: In this paper, electron microscopy techniques employing nanometer and sub-nanometer scale imaging capability of structure and chemistry have been widely used to characterise various aspects of electronic and optoelectronic device structures such as InAs and GaN nanowires.
Abstract: Microstructural and compositional characterisation of electronic materials in support of the development of GaAs, GaN and GaSb based multilayer device structures is described. Electron microscopy techniques employing nanometer and sub-nanometer scale imaging capability of structure and chemistry have been widely used to characterise various aspects of electronic and optoelectronic device structures such as InGaAs quantum dots, InGaAs pseudomorphic (pHEMT) and metamorphic (mHEMT) layers and the ohmic metallisation of GaAs and GaN high electron mobility transistors, nichrome thin film resistors, GaN heteroepitaxy on sapphire and silicon substrates, as well as InAs and GaN nanowires. They also established convergent beam electron diffraction techniques for determination of lattice distortions in III-V compound semiconductors, EBSD for crystalline misorientation studies of GaN epilayers and high-angle annular dark field techniques coupled with digital image analysis for the mapping of composition and strain in the nanometric layered structures. Also, in-situ SEM experiments were performed on ohmic metallisation of pHEMT device structures. The established electron microscopy expertise for electronic materials with demonstrated examples is presented.

2 citations

Journal ArticleDOI
TL;DR: In this paper, a single mask processing technique for realizing double recess structure with the help of silicon nitride layer was presented, where two etching steps of silicon oxide and GaAs followed one after the other, generated the double recess structures, wherein the various etch times decide the width and shape of double recess.