S
Sayantam Sarkar
Researcher at Dayananda Sagar College of Engineering
Publications - 8
Citations - 55
Sayantam Sarkar is an academic researcher from Dayananda Sagar College of Engineering. The author has contributed to research in topics: Fast Fourier transform & Block (data storage). The author has an hindex of 4, co-authored 7 publications receiving 34 citations.
Papers
More filters
Journal ArticleDOI
Implementation of Fingerprint Based Biometric System Using Optimized 5/3 DWT Architecture and Modified CORDIC Based FFT
TL;DR: In this article, the authors proposed implementation of fingerprint-based biometric system using Optimized 5/3 DWT architecture and Modified CORDIC-based Fast Fourier Transform (FFT).
Journal ArticleDOI
Design and Implementation of High Speed Background Subtraction Algorithm for Moving Object Detection
TL;DR: High speed background subtraction algorithm for moving object detection is proposed and it is observed that the proposed technique is better compared to existing method in terms of image quality and speed of operations.
Proceedings ArticleDOI
An efficient VLSI architecture for fingerprint recognition using O2D-DWT architecture and modified CORDIC-FFT
TL;DR: An efficient VLSI architecture for fingerprint recognition using O2D-DWT architecture and modified CORDIC-FFT is proposed and is observed that the performance of proposed architecture is better compared to existing architectures.
Journal ArticleDOI
Efficient FPGA architecture of optimized Haar wavelet transform for image and video processing applications
TL;DR: In this paper, an efficient hardware architecture of Optimized Haar Wavelet Transform (DWT) is proposed which is modeled using Optimized Kogge-Stone Adder/Subtractor, Optimized Controller, Buffer, Shifter and D_FF blocks.
Proceedings ArticleDOI
An Adaptive Threshold based FPGA Implementation for Object and Face detection
TL;DR: The matching unit is designed to recognize face from standard face database images and it is observed that the performance parameters such as percentage TSR and hardware utilizations are better compared to existing techniques.