scispace - formally typeset
Search or ask a question

Showing papers by "Shahin Nazarian published in 2002"


Proceedings ArticleDOI
07 Oct 2002
TL;DR: An efficient crosstalk target identification framework called XIDEN has been developed that is used prior to the computationally expensive processes of crosStalk validation and test generation.
Abstract: An efficient crosstalk target identification framework called XIDEN has been developed that is used prior to the computationally expensive processes of crosstalk validation and test generation. XIDEN is mainly composed of a set of extractors and filters that together identify the prime crosstalk targets. These prime targets include all error producing targets, i.e. targets that can potentially create Boolean errors. A methodology has been developed to determine the sequence of extractors and filters to identify a small set of targets with low computational cost. The effects of process variation and extraction accuracy as well as complexity are considered in XIDEN. After performing a training process on sample circuits, XIDEN produces a set of effective extractor filter sequences to be used for production circuits.

16 citations


Proceedings ArticleDOI
04 Aug 2002
TL;DR: This paper proposes an efficient scheme to estimate switching probability and dynamic power consumption of combinational CMOS circuits at the gate level accurately and has potential not to propagate the estimated values through the circuit and thus can be run in parallel machines for very large circuits.
Abstract: In this paper we present an analytical method for estimating switching probability and power consumption of combinational circuits at the gate level. Considering the signal correlation and multiple-bit input switching, we propose an efficient scheme to estimate switching probability and dynamic power consumption of combinational CMOS circuits at the gate level accurately. Additionally, our algorithm has potential not to propagate the estimated values through the circuit and thus can be run in parallel machines for very large circuits.

5 citations