S
Shigeo Kuninobu
Researcher at Panasonic
Publications - 11
Citations - 288
Shigeo Kuninobu is an academic researcher from Panasonic. The author has contributed to research in topics: Multiplier (economics) & Carry (arithmetic). The author has an hindex of 8, co-authored 11 publications receiving 286 citations.
Papers
More filters
Proceedings ArticleDOI
Design of high speed MOS multiplier and divider using redundant binary representation
TL;DR: This work improved the algorithm and the method of implementation, and designed an advanced multiplier and divider for MOS LSI based on a new algorithm that has several excellent features such as high speed addition operations.
Patent
Arithmetic processor and multiplier using redundant signed digit arithmetic
TL;DR: In this paper, an arithmetic processor and an addition/subtraction circuit therefor are disclosed, which comprises a plurality of the addition and subtraction units arranged in parallel, each unit being capable of carrying out addition (or subtraction) with respect to respective digits of two operands.
Patent
High speed multiplier utilizing signed-digit and carry-save operands
TL;DR: In this paper, an arithmetic processor cable of performing successive multiplication operations at high speeds is described in which the resultant product, internally represented as a carry-save or signed-digit expression, may be directly input in that form as the multiplier for the next successive multiplication operation.
Journal Article
High Speed MOS Multiplier and Divider Using Redundant Binary Representation and Their Implementation in a Microprocessor
Patent
C MOS IC and method of making the same
Shigeo Kuninobu,Eisuke Ichinohe +1 more
TL;DR: In this article, a C MOS IC is shown in FIG. 7(A) and FIG. 8(B) with insulation films on the upper side and on the lower side of the polycrystalline silicon film, between the rows (I, II,..., 41, 42) being appropriately connected through openings formed in said insulation film inbetween.