scispace - formally typeset
Search or ask a question
Author

Shilpi Birla

Bio: Shilpi Birla is an academic researcher from Manipal University Jaipur. The author has contributed to research in topics: Static random-access memory & CMOS. The author has an hindex of 7, co-authored 44 publications receiving 173 citations. Previous affiliations of Shilpi Birla include Sir Padampat Singhania University & Indian Institute of Technology Madras.


Papers
More filters
Journal ArticleDOI
TL;DR: The supply voltage is reduced drastically which reduces the threshold voltage of the cell which results in reduction of the Static Noise Margin (SNM) of the phone cell and affect the data stability of thecell, seriously.
Abstract: the present time, great emphasis has been given to the design of low-power and high performance memory circuits. As an SRAM is a critical component in both high-performance processors and hand-held portable devices. So the ever-increasing levels of on-chip integration of SRAM, offers serious design challenges in terms of power requirement and cell stability. There is a significant increase in the sub-threshold leakage due to its exponential relation to the threshold voltage, and gate leakage due to the reducing gate-oxide thickness. In order to minimize the leakage current, the supply voltage is reduced drastically which reduces the threshold voltage of the cell.This reduces the threshold voltage of the cell which results in reduction of the Static Noise Margin (SNM) of the cell and affect the data stability of the cell, seriously. In this work, the solutions for theses two problems, in the conventional 6T SRAM Cell has been explored.

43 citations

Proceedings ArticleDOI
20 Jun 2010
TL;DR: The modeling and simulation of CMOS leakage currents and its minimization approach to reduce the power consumption by a single cell SRAM cache and shows that the current reduction of around 25% in s simulation model, respectively in comparison with the conventional cell with no current reduction technique.
Abstract: The emerging Wireless Sensor Network technologies are facilitating novel applications in health monitoring, industrial monitoring and security surveillance. The small physical dimensions of wireless sensor nodes often restrict the energy source to a small battery. The limited energy consumption requirement demands for ultra-low power sensing, processing and communication. This paper targets the modeling and simulation of CMOS leakage currents and its minimization approach to reduce the power consumption by a single cell SRAM cache. The popular approaches for leakage reduction are the data retention gated ground, and dynamic threshold voltage for cache. The work focuses on the simulation of a SRAM Cell for the data retention gated ground and drowsy mode SRAM Cell which shows that the current reduction of around 25% in s simulation model, respectively in comparison with the conventional cell with no current reduction technique.

19 citations

Journal ArticleDOI
TL;DR: In this article, various techniques have been developed to reduce the leakage current at the process/device, circuit, architecture, and algorithmic levels for 6T SRAM sub-threshold operation at device and circuit levels.
Abstract: —For mobile and multimedia applications of SRAMs, there is a strong need to reduce standby current leakages while keeping the memory cell data unchanged. To meet this objective, various techniques have been developed to reduce the leakage current at the process/device, circuit, architecture, and algorithmic levels. The traditional 6T CMOS SRAMs face many challenges in deep-submicron (DSM) technologies for low supply voltage (VDD) operation. Predictions suggests that process variations will limit standard 90nm SRAMs to around 0.7V operation because of the Static Noise Margin (SNM) degradation and write margin, also a VDD of 0.7V is reported for a 65nm SRAM. This work discusses some of the schemes that minimizes the cell leakage regardless of the process fluctuations and the environmental conditions. Various SRAM leakage currents identifies the suitable schemes for 6T SRAM sub-threshold operation at device and circuit levels for optimal sub-threshold circuit designs and provides an effective roadmap for digital circuit designers who are interested to work with ultra-low-power applications in CMOS technology.

18 citations

Journal ArticleDOI
TL;DR: In this paper , an ultra-low-power 10T sub-threshold SRAM with high stabilities based on 10-nm FinFETs is proposed, which offers 2.08X/1.31X/ 1.03X higher read-stability compared to 6T/ST2/PPN10T due to the use of read decoupling technique.

15 citations

Journal ArticleDOI
TL;DR: This paper presents the analysis of low leakage SRAM along with the speed factor and explains how the process variations affect the performance of SRAMs.
Abstract: The growing demand of multimedia rich applications in handled portable devices continuously driving the need for large and high speed embedded Static Random Access Memory (SRAM) to enhance the system performance. Many circuit techniques, e.g. body bias, bit charge recycling etc., have been proposed to expand design margins at low voltage operation while reducing leakage current at standby mode, but the performance is analyzed at the cost of speed and this issue is not addressed widely. Also due to continuous scaling of CMOS, the process variations also affect the performance of SRAMs. This paper presents the analysis of low leakage SRAM along with the speed factor.

15 citations


Cited by
More filters
Journal ArticleDOI
TL;DR: Experimental results demonstrate that the suggested watermarking technique archives high robustness against attacks in comparison to the other scheme for medical images, and verification its robustness for various attacks while maintaining imperceptibility, security and compression ratio.

160 citations

Journal ArticleDOI
TL;DR: The bionic synaptic application of RRAM devices is under intensive consideration, its main characteristics such as potentiation/depression response, short-/long-term plasticity (STP/LTP), transition from short- term memory to long-term memory (STM to LTM) and spike-time-dependent plasticity(STDP) reveal the great potential of R RAM devices in the field of neuromorphic application.
Abstract: Resistive random access memory (RRAM) devices are receiving increasing extensive attention due to their enhanced properties such as fast operation speed, simple device structure, low power consumption, good scalability potential and so on, and are currently considered to be one of the next-generation alternatives to traditional memory. In this review, an overview of RRAM devices is demonstrated in terms of thin film materials investigation on electrode and function layer, switching mechanisms and artificial intelligence applications. Compared with the well-developed application of inorganic thin film materials (oxides, solid electrolyte and two-dimensional (2D) materials) in RRAM devices, organic thin film materials (biological and polymer materials) application is considered to be the candidate with significant potential. The performance of RRAM devices is closely related to the investigation of switching mechanisms in this review, including thermal-chemical mechanism (TCM), valance change mechanism (VCM) and electrochemical metallization (ECM). Finally, the bionic synaptic application of RRAM devices is under intensive consideration, its main characteristics such as potentiation/depression response, short-/long-term plasticity (STP/LTP), transition from short-term memory to long-term memory (STM to LTM) and spike-time-dependent plasticity (STDP) reveal the great potential of RRAM devices in the field of neuromorphic application.

125 citations

Journal ArticleDOI
TL;DR: General concepts of watermarking, major characteristics, recent applications, concepts of embedding and recovery process of watermarks, and the summary of various techniques are highlighted in brief.
Abstract: With the widespread growth of medical images and improved communication and computer technologies in recent years, authenticity of the images has been a serious issue for E-health applications. In order to this, various notable watermarking techniques are developed by potential researchers. However, those techniques are unable to solve many issues that are necessary to be measured in future investigations. This paper surveys various watermarking techniques in medical domain. Along with the survey, general concepts of watermarking, major characteristics, recent applications, concepts of embedding and recovery process of watermark, and the summary of various techniques (in tabular form) are highlighted in brief. Further, major issues associated with medical image watermarking are also discussed to find out research directions for fledgling researchers and developers.

78 citations

Journal ArticleDOI
TL;DR: A nanostructure belong to a significant and an extensively investigated compounds in chemical science as mentioned in this paper, it has been derived through engineering mechanism at the molecular scale. The most important o...

59 citations