T
Terrence Mak
Researcher at University of Southampton
Publications - 144
Citations - 1751
Terrence Mak is an academic researcher from University of Southampton. The author has contributed to research in topics: Network on a chip & Power budget. The author has an hindex of 18, co-authored 143 publications receiving 1473 citations. Previous affiliations of Terrence Mak include Beihang University & Imperial College London.
Papers
More filters
Journal ArticleDOI
A Survey of Wireless Sensor Network Based Air Pollution Monitoring Systems
TL;DR: This paper classifies the existing works into three categories as Static Sensor Network (SSN), Community Sensor network (CSN) and Vehicle sensor network (VSN) based on the carriers of the sensors.
Journal ArticleDOI
A Survey of Emerging Interconnects for On-Chip Efficient Multicast and Broadcast in Many-Cores
TL;DR: New interconnect technologies, such as optical interconnect, wireless NoC (WiNoC), RF transmission lines (RF-I) and surface wave interconnects (SWI), are discussed, evaluated and compared.
Journal ArticleDOI
Adaptive Routing in Network-on-Chips Using a Dynamic-Programming Network
TL;DR: A deadlock-free routing architecture which employs a dynamic programming (DP) network to provide on-the-fly optimal path planning and network monitoring for packet switching and a new routing strategy called k-step look ahead is introduced.
Journal ArticleDOI
On self-tuning networks-on-chip for dynamic network-flow dominance adaptation
Xiaohang Wang,Mei Yang,Yingtao Jiang,Peng Liu,Masoud Daneshtalab,Maurizio Palesi,Terrence Mak +6 more
TL;DR: A method that is capable of identifying critical pathways in a network at run-time and, then, can dynamically reconfigure the network to optimize for the network performance subjected to the identified dominated flows is introduced.
Proceedings ArticleDOI
On-FPGA Communication Architectures and Design Factors
TL;DR: Salient factors, which include quantitative performance metrics and qualitative factors, relevant to design are identified and used to analyze and classify the on-FPGA communication architectures.