T
Tuo Li
Researcher at University of New South Wales
Publications - 25
Citations - 230
Tuo Li is an academic researcher from University of New South Wales. The author has contributed to research in topics: Computer science & Overhead (computing). The author has an hindex of 8, co-authored 18 publications receiving 153 citations.
Papers
More filters
Journal ArticleDOI
Processor Design for Soft Errors: Challenges and State of the Art
TL;DR: This article introduces the soft error problem from the perspective of processor design and provides a survey of the existing soft error mitigation methods across different levels of design abstraction involved in processor design, including the devicelevel, the circuit level, the architectural level, and the program level.
Proceedings ArticleDOI
Reli: hardware/software checkpoint and recovery scheme for embedded processors
TL;DR: A novel error-recovery management scheme, which is based upon re-engineering the instruction set, which takes the native instruction set of the processor and enhance the microinstructions with additional micro-operations which enable checkpointing.
Proceedings ArticleDOI
RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors
TL;DR: This paper proposes a HW/SW methodology that exploits both application specific characteristics and Spatial/Temporal redundancy to enable the resultant embedded processor to perform runtime adaptive error recovery operations, precisely targeting the reliability-wise critical instruction executions.
Proceedings ArticleDOI
DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems
TL;DR: A HW/SW methodology DHASER, which enables efficient error recovery functionality for embedded ASIP-based multi-core systems and can significantly improve the reliability of the system, with little cost overhead, in comparison to the state-of-art counterparts.
Proceedings ArticleDOI
Side channel attacks in embedded systems: A tale of hostilities and deterrence
TL;DR: The paper paints an overall picture for a researcher or a practitioner who seeks to understand or begin to work in the area of side channel attacks in embedded systems.