U
Uri Weiser
Researcher at Technion – Israel Institute of Technology
Publications - 79
Citations - 5350
Uri Weiser is an academic researcher from Technion – Israel Institute of Technology. The author has contributed to research in topics: Thread (computing) & Cache. The author has an hindex of 27, co-authored 78 publications receiving 4555 citations. Previous affiliations of Uri Weiser include Huawei & University of Utah.
Papers
More filters
Journal ArticleDOI
TEAM: ThrEshold Adaptive Memristor Model
TL;DR: It is shown that the proposed TEAM, ThrEshold Adaptive Memristor model is reasonably accurate and computationally efficient, and is more appropriate for circuit simulation than previously published models.
Journal ArticleDOI
MAGIC—Memristor-Aided Logic
Shahar Kvatinsky,Dmitry Belousov,Slavik Liman,Guy Satat,Nimrod Wald,Eby G. Friedman,Avinoam Kolodny,Uri Weiser +7 more
TL;DR: In this brief, a memristor-only logic family, i.e., memristar-aided logic (MAGIC), is presented, and in each MAGIC logic gate, memristors serve as an input with previously stored data, and an additional Memristor serves as an output.
Journal ArticleDOI
MMX technology extension to the Intel architecture
Alexander D. Peleg,Uri Weiser +1 more
TL;DR: MMX technology extends the Intel architecture to improve the performance of multimedia, communications, and other numeric-intensive applications by introducing data types and instructions to the IA that exploit the parallelism in these applications.
Journal ArticleDOI
Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies
TL;DR: The IMPLY logic gate, a memristor-based logic circuit, is described and a methodology for designing this logic family is proposed, based on a general design flow suitable for all deterministic memristive logic families.
Proceedings ArticleDOI
Interconnect-power dissipation in a microprocessor
TL;DR: The characterization of interconnect power in a state-of-the-art high-performance microprocessor designed for power efficiency shows the obtainable benefits of tuning physical design algorithms to save power.