scispace - formally typeset
Search or ask a question

Showing papers presented at "AUTOTESTCON in 2015"


Proceedings ArticleDOI
01 Nov 2015
TL;DR: In this article, a motor condition monitoring experiment is set up, and the motor's operational speed is controlled by an AC motor drive and measured vibration data is analyzed using spectrum analysis software and a MATLAB program.
Abstract: In industrial applications, the uptime of machines can be enhanced through equipment monitoring. This minimizes the risks of unpredicted failures and consequent plant outages. Since all failure modes can cause an increase in machine vibrations, monitoring this area is the predominant and most widely used method to determine equipment condition, and to predict failures. The objective of this study is to detect faults in rotating equipment with the use of vibration analysis. A motor condition monitoring experiment is set up, and the motor's operational speed is controlled by an AC motor drive. The vibration of the motor is measured and monitored. The measured vibration data is analyzed using spectrum analysis software and a MATLAB program. The overall vibration level is monitored, the vibration severity is compared with the standard severity table and is used to determine the condition of the motor. The specific natural frequency corresponds with which kind of fault or failure mode is identified. This information provide insight on the condition of the machine.

18 citations


Proceedings ArticleDOI
17 Dec 2015
TL;DR: In this article, a control concept for the fault-tolerant control of a primary flight control system featuring two parallel electromechanical actuators nominally operating in active-active mode is proposed.
Abstract: A concept for the fault-tolerant control of a primary flight control system featuring two parallel electromechanical actuators nominally operating in active-active mode is proposed. A detailed nonlinear model of the system under consideration is created to enable the design of high-level and low-level safety control functions. Three reaction sequences combining five different reactions are proposed for the mitigation of safety-critical faults. Attention is paid to the sequence assigned to those actuator faults that permit the safe continued movement of the control surface while the system operates in active-standby mode. A control concept is developed to reduce the reflected inertial loads in this mode without permanently degrading the system performance. Herewith, the load on the active actuator reaches at the most 95% of the system's limit load when both actuators operate in a highly degraded state, whereas with the original control scheme the limit load is continuously exceeded by 30%.

14 citations


Proceedings ArticleDOI
17 Dec 2015
TL;DR: In this article, the authors present two models, namely, LAR-αβγ and CVD (control variable-dependent) regression models, for battery capacity fade modeling, which are characterized as functions of the number of cycles and two charge control parameters, viz., maximum terminal voltage of the battery and maximum charge current.
Abstract: In this paper, we discuss the battery health degradation and optimal battery life management. As the first contribution of the paper, we discuss how battery health degradation manifests itself as the battery capacity fading due to repeated charging and discharging cycles. We present two models, namely, LAR-αβγ and CVD (control variable-dependent) regression models, for battery capacity fade modeling, which are characterized as functions of the number of cycles and two charge control parameters, viz., maximum terminal voltage of the battery and maximum charge current. The development of these models is based on curve-fitting of data from copious aging experiments performed on Samsung GS4 batteries. These models are compared to a bi-exponential capacity model and the superiority of the proposed capacity models over the bi-exponential capacity model is demonstrated using the experimental data. The CVD battery capacity fade model is integral to a battery life management scheme, which is the second contribution of this paper. The battery life management scheme consists of a two-level strategy which provides fast charging, while minimizing long term health degradation effects. At level-I, the CVD battery capacity fade model is used for developing an optimal charging parameter selection method, which provides the best control variables, viz., the maximum terminal voltage and the maximum charge current to achieve a pre-specified desired “useful cycle life”, while attaining the fastest possible time-to-charge (TTC). The selection of the best control variables utilizes information about the present condition of the battery, such as the number of cycles that the battery has been exposed to, the normalized capacity of the battery, and the battery resistance at the present cycle. Practically, estimates of the required parameters may be obtained by a battery fuel gauge. At level-II, the maximum terminal voltage and the maximum charge current calculated at level-I are used as limiting conditions for the optimal charging strategy. The proposed optimal charging parameter selection method is illustrated via numerical results.

14 citations


Proceedings ArticleDOI
17 Dec 2015
TL;DR: An enhanced version of the standard DORT technique (EDORT) which is based on a complementary procedure enabling the accurate and selective localization of multiple soft faults in various wiring systems is proposed.
Abstract: Decomposition of the time reversal operator (DORT) recently adopted to wiring fault detection and localization presented effectual results when dealing with a single soft fault along with complex network configurations. On the other hand, it failed in handling the task of locating multiple faults within even simple ones. In this paper, we propose an enhanced version of the standard DORT technique (EDORT) which is based on a complementary procedure enabling the accurate and selective localization of multiple soft faults in various wiring systems.

10 citations


Proceedings ArticleDOI
17 Dec 2015
TL;DR: In this paper, the authors present results of an experiment using a sensor system mounted on one of the 110 boxcars on a train on a high-tonnage loop test track.
Abstract: Accidents involving trains have been attributed to degraded track and rolling stock. Detection of anomalies that indicate degraded condition is critical. In this paper we present results of an experiment using a sensor system mounted on one of the 110 boxcars on a train on a high-tonnage loop test track. The sensor was a microelectromechanical systems (MEMS) triaxial accelerometer module mounted on the hubs of the wheels of the boxcar. Sensor data were wirelessly transmitted to a collection gateway hub mounted inside the boxcar. The purpose of the experiment was to evaluate the feasibility of using a rotating triaxial accelerometer-based system designed to be mounted inside of a helicopter gearbox, and to use the system to detect anomalies in railroad tracks and rolling stock as well as anomalies of bearings, rotating shafts and gears. The results confirm it is feasible to identify, locate, and characterize such anomalies.

10 citations


Proceedings ArticleDOI
01 Nov 2015
TL;DR: This paper proposes a method of constructing a continuous time Bayesian network from a D-matrix, a common matrix representation of a diagnostic model, and provides procedures for parameterizing the CTBN using reliability information such as the mean time between failures, as well as the false alarm and non-detect probabilities.
Abstract: Probabilistic graphical models are widely used in the context of fault diagnostics and prognostics, providing a framework to model the relationships between faults and tests in complex systems. Bayesian networks have sufficient representational power as a model for system-level diagnosis but are inadequate for domains involving prognosis. In order to perform fault prognostics, a model must have the capability to perform probabilistic reasoning over time. One model well suited to this problem is the continuous time Bayesian network (CTBN). In this paper, we propose a method of constructing a continuous time Bayesian network from a D-matrix, a common matrix representation of a diagnostic model. Additionally, we provide procedures for parameterizing the CTBN using reliability information such as the mean time between failures, as well as the false alarm and non-detect probabilities. Through experiments on two different datasets, we demonstrate the correctness of our parameterization process. We also explore the ways in which applying evidence impacts the query results over the network. Finally, we demonstrate the real-world applicability of this approach by performing incremental tests for the purpose of diagnosing and prognosing a fault in the system.

8 citations


Proceedings ArticleDOI
Hayrettin Kesim1
01 Nov 2015
TL;DR: In this article, the authors present an automated and standard test infrastructure for continuous continuity testing of flexible backplanes with different form factors (3U, 6U and mixed) and different number of slots, thus bringing the challenge to test different types of backplanes.
Abstract: In recent years, military computers have been widely used by ASELSAN. Flexible backplanes which have backplane connectors on one end (VPX or CPCI) and military connectors on the other end are used as part of the military computers along with processor boards, Input/Output boards, communication boards etc. To meet the requirements of various projects, backplanes with different form factors (3U, 6U and mixed) and different number of slots are used, thus bringing the challenge to test different types of backplanes. Continuity testing of these backplanes in production would be tedious and error prone without an automated and standard test infrastructure.

7 citations


Proceedings ArticleDOI
17 Dec 2015
TL;DR: A real-time outlier detection and replacement algorithm was put forward, which could rectify the employed ARMA model self-adaptively when radar's heath evolvement stage changed and was suitable to detect and replace the outliers dynamically.
Abstract: To guarantee the data quality is of the first importance in the research of monitoring and management of the health of large complex electronic systems such as radars, and tracking the working performance. Influenced by the combined effect of all kinds of interfering factors, the observation series reflecting the health of a radar usually includes variety of outliers and noise, which ought to be detected and eliminated in time. After modeling the radar's health observation series, analyzing the correlation of neighbored observations based on Autoregressive and Moving Average Model (ARMA), a real-time outlier detection and replacement algorithm was put forward, which could rectify the employed ARMA model self-adaptively when radar's heath evolvement stage changed. The promoted algorithm was suitable to detect and replace the outliers dynamically, overcoming the shortcomings of the classical threshold comparison detection methods which could not deal with the outliers belongs to the heath evolution process characterized by trend and self-correlation. Finally, the experiment result indicated that the algorithm could detect the outliers validly and satisfy the application's demand for real time.

7 citations


Proceedings ArticleDOI
02 Nov 2015
TL;DR: In this article, the authors discuss the development of testbeds for testing and certifying different types of batteries critical to small satellite missions, including cylindrical 18650 lithium-ion cells.
Abstract: A battery pack consisting of standard cylindrical 18650 lithium-ion cells has been chosen for small satellite missions based on previous flight heritage and compliance with NASA battery safety requirements. However, for batteries that transit through the International Space Station (ISS), additional certification tests are required for individual cells as well as the battery packs. In this manuscript, we discuss the development of generalized testbeds for testing and certifying different types of batteries critical to small satellite missions. Test procedures developed and executed for this certification effort include: a detailed physical inspection before and after experiments; electrical cycling characterization at the cell and pack levels; battery-pack overcharge, over-discharge, external short testing; battery-pack vacuum leak and vibration testing. The overall goals of these certification procedures are to conform to requirements set forth by the agency and identify unique safety hazards. The testbeds, procedures, and experimental results are discussed for batteries chosen for small satellite missions to be launched from the ISS.

6 citations


Proceedings ArticleDOI
01 Nov 2015
TL;DR: Combining UAV airborne equipment fault diagnosis and prediction and comprehensive testing of data link will greatly enhance the ability of UAV flight safety and save test time and cost.
Abstract: The paper puts forward a new thinking of UAV flight security research based on ground test. It elaborates possible and ways of applying the ground test to verify and evaluate the UAV flight safety. On one hand, through combination of UAV airborne equipment fault diagnosis and prediction and comprehensive testing of data link will greatly enhance the ability of UAV flight safety and save test time and cost. On the other hand, Achieving UAV flight safety test and evaluation on the ground extends the concept and general ATS test system which is the combination of various resources and the symbol of the great improvement UAV test and maintenance system.

6 citations


Proceedings ArticleDOI
01 Nov 2015
TL;DR: An FPGA based software-defined calibration method is presented for synchronizing the phase and magnitude across multiple channels of a system, which allows the phase/magnitude drift over time to be periodically monitored and calibrated when there is a need.
Abstract: Electronic Warfare (EW) and Radio Detection and Ranging (Radar) are two of the many applications that rely on multi-channel and phase-coherent configurations for signal processing. We provide herein an overview of the complexities and requirements of a multi-channel phase-coherent measurement system. Multiple Input Multiple Output [MIMO] systems have to overcome key technical challenges related to phase, time and frequency synchronization in order to coherently receive and process the data acquired/generated from each input/output. In practical MIMO systems, the radio hardware should be capable of acquiring and/or generating such phase coherent signals across the multiple channels. Further, the systems need to be able to sustain the phase coherence over considerable duration of time, depending on the sensitivity of the system. However, drifts will occur owing to the effects like temperature, thermal expansion, mismatched cable lengths, uncorrelated phase noise, ADC sample clock phase noise and quantization noise. Thus, a calibration process is required to compensate for the drift, whenever it crosses a particular threshold value that defines the accuracy of the phase-coherent system. In this paper, an FPGA based software-defined calibration method is presented for synchronizing the phase and magnitude across multiple channels of a system. This method allows the phase/magnitude drift over time to be periodically monitored and calibrated, when there is a need. With the FPGA built into the system, the calibration can take place remotely without the need of connecting the system to an external calibration kit. Also, measurement results are provided for a state of the art super heterodyne receiver system to show that the phase drift is lesser than ±1 degree across a 500MHz – 26.5GHz frequency range at 23°C ± 5°C for 2 and 4 channels configurations. Such systems can find use in a variety of real-world MIMO implementations such as Direction Finding, Beam Steering, Passive Radars, MIMO and Phased-Array Radar Systems, where phase coherence, alignment and /or synchronization has added advantages to multi-channel systems.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: The current research work focuses on evaluating the battery end of life through a laboratory testing that could reproduce the field environment and developing a bulk capacitance system that can act as secondary charge storage to help increase the primary battery life during peak current draw.
Abstract: Most of the Wireless sensors today are powered using lithium batteries. The need to detect the end of life for these batteries has increased in the recent past due to a large manufacturing variation between suppliers and storing practices. It has become a challenge to explore the ways to access the health of these batteries in field due to the difficulty in measuring the internal state variables of the battery and also due to its inaccessibility. Failures of batteries in the field not only result in inconvenience and reduced availability of the wireless sensor, but also risk catastrophic consequences due to the unavailability of sensors to detect the anomaly. As a result, the current research work focuses on evaluating the battery end of life through a laboratory testing that could reproduce the field environment. Using the measured state variables an attempt is made to predict the battery health before it is introduced to the field. The research also entails developing a bulk capacitance system that can act as secondary charge storage to help increase the primary battery life during peak current draw. Using a tree based classifier a prediction methodology is developed considering both the battery and bulk capacitance parameters to estimate the overall battery health or end of life.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: Techniques for proactively managing obsolescence in any test system architecture and replacing the functionality of obsolete instruments with virtual instruments are discussed.
Abstract: The test equipment life-cycle spectrum has two opposing ends. On one end, test equipment focused toward consumer products often outlives any one of the products that it is charged with testing. On the other end, the aerospace/defense industry demands that test systems work with many types of devices under test (DUTs). Furthermore, the test systems themselves must remain in service and often outlive the technology contained within the system. Long-term sustainment can be challenging unless the system is designed with its life cycle in mind. The design and deployment of a successful test system includes test executive software, instrument drivers, instrumentation platforms, instruments, test code, and a tester configuration. Commonality among test requirements means a universal test architecture must have the correct points of variance for testing individual DUTs. Although test engineers can design for expected points of variability in their test systems, obsolescence events of specific components are often unpredictable at the time of development. When obsolescence events occur, comprehensive test system validation often demands that test engineers spend valuable time redesigning and revalidating the entire system. Forward-looking strategies that mitigate both software and hardware obsolescence can help significantly reduce the costs associated with recertifying test systems. A software strategy based on a commercial off-the-shelf (COTS) test executive software architecture can protect against operating system obsolescence. Hardware abstraction layers (HALs) or measurement abstraction layers (MALs) can help with the inevitable end of life of individual hardware components within the tester. In addition, proactively documenting test system requirements with an industry-standard language, such as ATML, helps to ensure a migration path between tester platforms. Hardware obsolescence is more painful because product life cycles and support are left to the vendors, and test system designers can do little to extend the life of a product or component. The growth of modular instrumentation platforms now allows test engineers to build more maintainable systems with “drop in” instrument replacements over time. What happens when a modern platform does not include legacy instrument functionality or performance? Incorporating virtual instruments significantly reduces recertification time by exposing user-programmable FPGAs that can be programmed to mimic the functionality of obsolete instruments and measurements. For example, digital signal processing (DSP) can be implemented in the FPGA of a software-designed digitizer to mimic the expected frequency response of older instrumentation. This paper discusses techniques for proactively managing obsolescence in any test system architecture and replacing the functionality of obsolete instruments with virtual instruments.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: Experimental results on an actual satellite central control system show that the HSDG can describe the fault propagation characteristics of the system and find the fault root cause effectively.
Abstract: A qualitative model based on hierarchical signed directed graph (HSDG) is built to analyze the fault propagation characteristics in large scale electronic systems. Compared with the traditional single layer SDG model, the HSDG has combined the topology structure information into the model, and the diagnosis inference process can be implemented hierarchically, which can reduce the fault root cause searching area and make the diagnosis process more efficient. Besides, the structure of the HSDG model is closer to the structure of the real system and the reasoning process is easier to explain, which makes it more suitable to solve the fault propagation analysis and fault diagnosis tasks for large-scale electronic systems. Experimental results on an actual satellite central control system show that the HSDG can describe the fault propagation characteristics of the system and find the fault root cause effectively.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: By having parametric data for the ATE, instruments, and TPSs, the entire system can be tracked and improved over time and if instruments are not required (or a limited capability) cost savings can be considered for future improvements or alternative equipment.
Abstract: In modern Automated Test Equipment (ATE) systems there is a desire to track certain aspects of system and Test Program Set (TPS) parameters. This paper discusses a set of methodologies for tracking such information. The information tracking is done as a system but on many levels. A common database is used to keep track of information for later perusal by data mining or statistical analysis. The tracking and database are designed to not impede normal operation of the station nor impact the overall speed and flow of the TPSs as they are run. By designing the interface and database in an efficient manner parametric data can be collected on multiple aspects of the running system. Important system level information such as temperature, system availability, instrument availability and any system issues are collected. Instrument level parametric information such as function calls, general parametric values and mean values can be collected and used to determine the functionality needed by the systems. TPS level data can be collected (when allowed) to determine trending data for measurements, improper limits (too close to one limit), run times or other parametric data can be saved for use by the organization to help with TPS improvement and scheduling. In general by having parametric data for the ATE, instruments, and TPSs, the entire system can be tracked and improved over time. In addition, if instruments are not required (or a limited capability) cost savings can be considered for future improvements or alternative equipment. In addition, this information can be used in conjunction with a diagnostic reasoner to help provide for more accurate fault callouts over time as more data is made available. Another goal would be to help provide a set of data to help indicate trends in parts for repair or even predict failures based on trend data.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: It is proved that TTSP is an NP-hard by using traveling salesman problem (TSP) based on the mathematical model and the statistical results of single objective TTSP suggest that the proposed EDA-TS approach has a stronger searching ability and good convergence compared with other three popular algorithms.
Abstract: The optimization of test task scheduling problem (TTSP) is an important issue in automatic test system (ATS). TTSP is a complex combination optimization problem and includes two sub-problems. They are test task sequencing and test scheme combination. According to the characteristic of TTSP, a non-integrated algorithm based on estimation of distribution algorithm and Tabu Search (EDA-TS) is proposed in this paper. EDA focuses on solving test task sequencing in global searching, and TS emphasizes on solving test scheme combination in local searching. In addition, we give a mathematical model for TTSP. We prove that TTSP is an NPhard by using traveling salesman problem (TSP) based on the mathematical model. The statistical results of single objective TTSP suggest that our approach has a stronger searching ability and good convergence compared with other three popular algorithms. The experiments of the multi-objectives TTSP also illustrate that EDA-TS has a strong searching ability and can maintain a diversity of solutions.

Proceedings ArticleDOI
Ning Fu1, Yuanheng Li1, Baowen Liu1, Hongwei Xu1, Yigang Zhang1 
01 Nov 2015
TL;DR: A testing method and results to verify the logic function of eMMC 5.0 device based on FPGA are introduced and of great meaning for updating the storage media in data recorder for automatic test system.
Abstract: In this paper, a storage card is designed as a hardware platform to realize controlling eMMC 5.0 device. In the storage part, four Samsung's eMMC 5.0 chips named KLMBG4END-B031 are used as a storage array and the capacity is 128GB. At last, this paper introduces a testing method and results to verify the logic function. For the array of four eMMC chips, the writing speed is above 200 MB/s and reading speed is above 400 MB/s. The methods of controlling eMMC based on FPGA is of great meaning for updating the storage media in data recorder for automatic test system.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: This paper presents an approach to automatically generate MC/DC test cases for different kinds of specification's Boolean expressions and introduces three different techniques that can be combined to deal with MC/ DC test case generation for Boolean expressions.
Abstract: Modified Condition/Decision Coverage (MC/DC) is a structural coverage criterion that aims to prove that all conditions involved in a Boolean expression can influence the result of that expression. In the context of aeronautic and automotive, MC/DC is highly recommended and even required for most critical applications structural coverage. However, due to complex Boolean expressions that are often embedded in those applications' specifications, generating a set of MC/DC compliant test cases for any of these expressions is a non trivial and time consuming task for testers. In this paper we present an approach to automatically generate MC/DC test cases for different kinds of specification's Boolean expressions. Thus, we introduce three different techniques that can be combined to deal with MC/DC test case generation for Boolean expressions.

Proceedings ArticleDOI
Troy Troshynski1
01 Nov 2015
TL;DR: A brief technical overview of the HS1760 databus and related standardized protocols is provided and the key technical considerations that must be accounted for when designing test and simulation equipment used to test various aircraft systems and stores which employ the MIL-STD-1760E interface are provided.
Abstract: MIL-STD-1760, a Department of Defense Interface Standard, was developed to reduce the proliferation of interfaces between aircraft and their stores, and instead to promote interoperability between weapons and aircraft platforms. The original version of the MIL-STD-1760 defined a standardized electrical interface and connector that included both digital and analog databuses, a standardized message protocol (MIL-STD-1553), power, and discrete signals. In 2007, the latest version of MIL-STD-1760 was released. MIL-STD-1760E, employed the previously unused High Bandwidth 2 and High Bandwidth 4 pins of the standardized MIL-STD-1760 connector. These pins were utilized to carry a Fibre Channel based high speed digital databus, FC-AE-1553 which is an adaptation of MIL-STD-1553 for Fibre Channel. This paper provides a brief technical overview of the HS1760 databus and related standardized protocols and also provides an overview of the key technical considerations that must be accounted for when designing test and simulation equipment used to test various aircraft systems and stores which employ the MIL-STD-1760E interface.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: In this paper, the authors explore the NFFs experienced by Turkish Air Force (TurAF) F-16 avionics which are causing problems for maintenance and increase operational costs and aircraft down-times.
Abstract: False Alarms (FAs) and No Fault Founds (NFFs) impose a devastating impact on aircraft systems. An entire aircraft can be grounded because of a single avionics for which there are insufficient spares available. If a FA or NFF causes a particular Line Replaceable Unit (LRU) to be called out incorrectly, that same LRU could be called out in many aircraft, possibly shutting down the entire fleet. We will mention results of the studies in the literature addressing the various aspects and impacts of the FA and NFF phenomena. There are multiple and complex causes for FAs and NFFs and it is beyond the scope of technicians to come up with mitigating solutions. Military systems are experiencing these NFF phenomena as well. In this paper we explore the NFFs experienced by Turkish Air Force (TurAF) F-16 avionics which are causing problems for maintenance and increase operational costs and aircraft down-times. As is the case with many avionics repair facilities, whether military or civilian, the NFF issue requires closer scrutiny for the root-causes and evaluation of its impact on cost and aircraft operational time. We will discuss the impact of FAs and NFFs on TurAF F-16 Avionics maintenance activities and evaluate measures that could or should be taken to improve the effectiveness of maintenance personnel in light of these complex events. We will conclude with recommendations that could assist in mitigating FAs and NFFs in military systems.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: In this article, the authors provide a methodology and process that defines the "how" and "what" to meet both the needs of the customer and to provide beneficial capabilities to increase product test effectiveness while decreasing cost of test.
Abstract: Companies are incorporating Built-In-Test (BIT) capabilities into their products to 1) reduce the need for external Special Test Equipment (STE), 2) incorporate test capability for all levels of manufacturing test from Circuit Card Assembly (CCA) to the finished product, 3) decrease the test/diagnostics cycle time, and 4) product logistics test needs in the field. Customer BIT requirements are typically phrased as “BIT shall be used as the final verification of the product assembly” or “The product shall have a 95% BIT coverage”. These vague requirements can leave the BIT Developer overwhelmed with the interpretation of the “how” to create a BIT or “what is BIT” to successfully meet the customer's needs. This paper provides a BIT development methodology and process that defines the “how” and “what” to meet both the needs of the customer and to provide beneficial capabilities to increase product test effectiveness while decreasing cost of test. The “how” defines the development process of Built-in-Test artifacts as it progresses through the various development phases: requirements derivation, design evolution, test integration and validation, and finally deployment for production and field maintenance. The “what” discusses the selection and definition of Built-in-Test artifacts for the product, selected through design methodologies such as testability design and modeling analyses.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: A novel architecture for human-machine interface focusing primarily on the human aspects as applied to aircraft and unmanned systems and methods and tools for conflict resolution when the automated system's advisories are coincident with the human's intended actions are addressed.
Abstract: This paper introduces a novel architecture for human-machine interface focusing primarily on the human aspects as applied to aircraft and unmanned systems. There is a need to explore new human-machine interface strategies stemming from the proliferation over the past years of accidents due to system complexity, failure modes and human errors. Concepts of autonomy establish the foundational elements of the work. We pursue a rigorous systems engineering process to analyze and design the tools and techniques for automated vehicle health monitoring, human-automation interface and conflict resolution enabled by innovative methods from game theory and reasoning algorithms. The general structure is illustrated in the paper. This paper addresses the general interface framework while emphasizing the human's (pilots) intended actions following an adverse event on-board the vehicle, i.e. critical component fault/failure modes. When combined with automated health state assessment means on-board the aircraft, the proposed strategy assists to improve the reliability of estimated actions the pilot must execute to mitigate possible catastrophic consequences. A “smart” knowledge base is exploited as the reasoning paradigm where cases are stored and new ones are compared with similar ones available in the case library. Learning and adaptation tools are used to improve the decision making process. The emphasis of this contribution is on methods and tools for conflict resolution when the automated system's advisories are coincident with the human's intended actions. Appropriate similarity metrics are defined and used for this purpose. The efficacy of the approach is demonstrated via an interface built in MATLAB highlighting the performance of the algorithmic modules for assessment and conflict resolution.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: These on-demand services feature test scripts written in natural language, which are executed by trained external testers when prompted, such that feedback is rapidly provided on the results of the testing and are often many times faster than equivalent automated tests.
Abstract: A comprehensive automated testing suite has been touted for years as an integral part of a software program's overall quality assurance strategy. One particular classification of tests - functional tests for web applications - is frequently automated, perhaps being the centerpiece of automated testing efforts. However, the build-out of an automated testing suite is expensive, requiring specialized software, frameworks, and staff who typically possess programming knowledge. Indeed, it is common to have roles such as that of a Test Automation Engineer or Software Developer In Test (SDET) on Agile teams these days, supplementing traditional Quality Analysts. With regard to web application tests, however, the calculus on whether or not to automate these tests is changing. Enter on-demand services - they have become available to perform manual testing as needed, without introducing delay, and are often many times faster than equivalent automated tests. These on-demand services feature test scripts written in natural language, which are executed by trained external testers when prompted, such that feedback is rapidly provided on the results of the testing. In this article, we'll explore these on-demand services (which can also be referred to as “Testing as a Service”) and provide business and financial analysis illustrating when this approach may complement or be a better alternative to building an automated testing suite for web-based applications.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: A modular design for portable automatic test equipment used for on-platform diagnostics that helps facilitate a two-level maintenance philosophy for military equipment and fleet vehicles is described.
Abstract: A modular design for portable automatic test equipment used for on-platform diagnostics is described. The hardware and software architecture of the design are described in detail. The design comprises a core module that houses a processor and the primary instrumentation, measurement, and stimulus hardware of the test equipment. The design also includes an application module that provides platform-specific hardware capabilities and an interface to the system that is being tested. Modularity allows for the test equipment to be easily adapted for use on a wide variety of weapon systems and vehicles. The addition of optional wireless capability further enhances the portability and usability of the automatic test equipment when performing on-platform diagnostic tests and procedures. The test equipment is used in conjunction with a host computer that provides a user interface to the operator and directs the test equipment in interacting with the unit under test. The test equipment can also interact with or be directed by an Interactive Electronic Technical Manual running on the host computer. Communication between the test equipment and the host computer can be abstracted or encrypted as necessary, such that data transmissions are secure and accurate. When combined with vehicle health management systems, test program sets, and other automatic test equipment, the described design helps facilitate a two-level maintenance philosophy for military equipment and fleet vehicles.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: The support equipment technology insertion plan (SE-TIP) as mentioned in this paper implements a systematic method to manage the acquisition, sustainment, and planning for an aircraft fleet's support equipment (SE).
Abstract: The support equipment technology insertion plan (SE-TIP) implements a systematic method to manage the acquisition, sustainment, and planning for an aircraft fleet's support equipment (SE). The SE-TIP coordinates these activities among the operator management, the aircraft's engineering authority, the aircraft's component supply chain, and SE users.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: The development, integration and test architecture of a Fault Tolerant Flight Computer System designed by the Charles Stark Draper Laboratory for a manned spacecraft is described and how this architecture might be improved upon and used generically among similar fault-tolerant systems are elaborate.
Abstract: The advent of software-based fault tolerance presents a rare opportunity to create a new paradigm for support equipment architecture. This test system must be capable of servicing the development, integration, and test of hardware and software, allowing developers remote access to the units under test (UUT) throughout the integration and test process. Using mainly low-cost commercial off the shelf (COTS) hardware, the Charles Stark Draper Laboratory (CSDL) has created a platform and facility with these capabilities for use on a manned spaceflight program. The architecture allowed for testing of individual flight computers, as well as easily reconfigurable multi-channel systems for rapid remote software development and validation. Hardware configuration was managed and communicated to users electronically by a small group. While ultimately effective, problems arose in tracking and communicating equipment configuration, maintaining responsiveness to end-user needs, and equipment congestion. In response to these issues, CSDL has conceptualized a revised architecture featuring rack integration and software configurability. The effect of this approach is to evolve the existing design to reduce manpower and system downtime required to modify test setups for users' needs, improve ease of use for remote connections, provide scalability through COTS interface devices, and reduce footprint.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: An approach to designing test equipment where factory-quality equipment is developed with reuse for the field in mind is presented, taking advantage of commercial-off-the-shelf (COTS) hardware operating on the right busses and software design patterns that support high levels of flexibility and reuse.
Abstract: One problem that continues to plague test equipment is the fact that the factory, depot and field are all different environments, creating a scenario where the Unit Under Test (UUT) is being tested under variable circumstances. Additionally, the amount of testing available to the field is often limited to the extent that the field test equipment is only capable of determining a most likely Line Replaceable Unit (LRU) to swap out. When a swap-out action remediates a given problem, the replaced item is assumed to be faulty and the LRU is sent back to the depot for further repair.

Proceedings ArticleDOI
17 Dec 2015
TL;DR: The design techniques used to achieve field ruggedness coupled with a middle layer of software to enable test program set reuse with changes in the hardware while maintaining a design to cost are described.
Abstract: The Combined Armament Tester was designed for the A-10 to replace eight (8) existing armament testers. The primary goals of the design are field ruggedness coupled with a middle layer of software to enable test program set reuse with changes in the hardware. The unique middleware coupled with a streamlined development process enabled requirements to successful field demonstration in 10 months. The modular middleware permits substitution of underlying hardware while minimizing impacts to existing TPSs. Simplified middleware calls results in easier to read, debug, and review TPS source. An integrated self test feature identifies faults to the signal level and can permit degraded operation. This paper describes the design techniques used to achieve these goals while maintaining a design to cost. Lessons learned during development and ground tests are presented.

Proceedings ArticleDOI
Terry Borroz1
01 Nov 2015
TL;DR: This paper proposes a boundary scan test architecture that can be combined with an existing functional test architecture in such a system, and proposes the use of configurable test hardware to address both requirements.
Abstract: IEEE 1149.1 boundary scan has become very popular since its introduction in the 1990s. It is now used routinely in defense and aerospace testing, and has become commonplace in new TPSes. But mil/aero quality requirements demand functional test as well. This means that boundary scan tests and functional tests must coexist in this environment.

Proceedings ArticleDOI
01 Nov 2015
TL;DR: It will be mentioned that design and development of a generic test setup to automatize not only hardware testing facilities, but also software testing facilities for computer aided systems, composed of many platform interfaces are mentioned.
Abstract: In today's technology, systems, consisting of many modules/units, are getting more complex day by day. Therefore, system testing becomes one of the biggest challenges moved by companies with the purpose to enhance final product quality due to market competition, customer demands, cost-cutting strategies, and restricted response time.