scispace - formally typeset
Search or ask a question
Institution

Cadence Design Systems

CompanySan Jose, California, United States
About: Cadence Design Systems is a company organization based out in San Jose, California, United States. It is known for research contribution in the topics: Circuit design & Routing (electronic design automation). The organization has 3139 authors who have published 3745 publications receiving 66410 citations. The organization is also known as: Cadence Design Systems, Inc.


Papers
More filters
Book
31 Jul 1993
TL;DR: Using symbolic model checking techniques it is possible to verify industrial-size finite state systems and models with more than 10120 states have been verified using special techniques.
Abstract: Symbolic model checking is a powerful formal specification and verification method that has been applied successfully in several industrial designs. Using symbolic model checking techniques it is possible to verify industrial-size finite state systems. State spaces with up to 1030 states can be exhaustively searched in minutes. Models with more than 10120 states have been verified using special techniques.

3,302 citations

Proceedings ArticleDOI
10 Nov 1996
TL;DR: Experimental results obtained from a large number of benchmarks, including many from the field of test pattern generation, indicate that application of the proposed conflict analysis techniques to SAT algorithms can be extremely effective for aLarge number of representative classes of SAT instances.
Abstract: This paper introduces GRASP (Generic seaRch Algorithm for the Satisfiability Problem), an integrated algorithmic framework for SAT that unifies several previously proposed search-pruning techniques and facilitates identification of additional ones. GRASP is premised on the inevitability of conflicts during search and its most distinguishing feature is the augmentation of basic backtracking search with a powerful conflict analysis procedure. Analyzing conflicts to determine their causes enables GRASP to backtrack non-chronologically to earlier levels in the search tree, potentially pruning large portions of the search space. In addition, by "recording" the causes of conflicts, GRASP can recognize and preempt the occurrence of similar conflicts later on in the search. Finally, straightforward bookkeeping of the causality chains leading up to conflicts allows GRASP to identify assignments that are necessary for a solution to be found. Experimental results obtained from a large number of benchmarks, including many from the field of test pattern generation, indicate that application of the proposed conflict analysis techniques to SAT algorithms can be extremely effective for a large number of representative classes of SAT instances.

951 citations

Book
01 Oct 1997
TL;DR: This paper is intended to give a complete overview of the POLIS system including its formal and algorithmic aspects and will be of interest to embedded system designers (automotive electronics, consumer electronics and telecommunications), micro-controller designers, CAD developers and students.
Abstract: Embedded systems are informally defined as a collection of programmable parts surrounded by ASICs and other standard components, that interact continuously with an environment through sensors and actuators. The programmable parts include micro-controllers and Digital Signal Processors (DSPs). Embedded systems are often used in life-critical situations, where reliability and safety are more important criteria than performance. Today, embedded systems are designed with an ad hoc approach that is heavily based on earlier experience with similar products and on manual design. Use of higher-level languages such as C helps structure the design somewhat, but with increasing complexity it is not sufficient. Formal verification and automatic synthesis of implementations are the surest ways to guarantee safety. Thus, the POLIS system which is a co-design environment for embedded systems is based on a formal model of computation. POLIS was initiated in 1988 as a research project at the University of California at Berkeley and, over the years, grew into a full design methodology with a software system supporting it. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach is intended to give a complete overview of the POLIS system including its formal and algorithmic aspects. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach will be of interest to embedded system designers (automotive electronics, consumer electronics and telecommunications), micro-controller designers, CAD developers and students.

667 citations

Patent
04 Jun 2003
TL;DR: In this paper, a method and system are described to reduce process variation as a result of the semiconductor processing of films in integrated circuit manufacturing processes, which use process variation and electrical impact to modify the design and manufacture of integrated circuits.
Abstract: A method and system are described to reduce process variation as a result of the semiconductor processing of films in integrated circuit manufacturing processes. The described methods use process variation and electrical impact to modify the design and manufacture of integrated circuits.

566 citations

Journal ArticleDOI
TL;DR: Among patients with acute proximal deep‐vein thrombosis, the addition of pharmacomechanical catheter‐directed thrombolysis to anticoagulation did not result in a lower risk of the post‐thrombotic syndrome but did result in an higher risk of major bleeding.
Abstract: BackgroundThe post-thrombotic syndrome frequently develops in patients with proximal deep-vein thrombosis despite treatment with anticoagulant therapy. Pharmacomechanical catheter-directed thrombolysis (hereafter “pharmacomechanical thrombolysis”) rapidly removes thrombus and is hypothesized to reduce the risk of the post-thrombotic syndrome. MethodsWe randomly assigned 692 patients with acute proximal deep-vein thrombosis to receive either anticoagulation alone (control group) or anticoagulation plus pharmacomechanical thrombolysis (catheter-mediated or device-mediated intrathrombus delivery of recombinant tissue plasminogen activator and thrombus aspiration or maceration, with or without stenting). The primary outcome was development of the post-thrombotic syndrome between 6 and 24 months of follow-up. ResultsBetween 6 and 24 months, there was no significant between-group difference in the percentage of patients with the post-thrombotic syndrome (47% in the pharmacomechanical-thrombolysis group and 48% ...

510 citations


Authors

Showing all 3142 results

NameH-indexPapersCitations
Alberto Sangiovanni-Vincentelli9993445201
Derong Liu7760819399
Andrew B. Kahng7661824097
Jason Cong7659424773
Kenneth L. McMillan6015020835
Edoardo Charbon6052612293
Richard B. Fair5920514653
John P. Hayes5830211206
Sachin S. Sapatnekar5642412543
Wayne G. Paprosky5619610571
Robert G. Meyer4911613011
Scott M. Sporer491508085
Charles J. Alpert492248287
Joao Marques-Silva482899374
Paulo Flores483217617
Network Information
Related Institutions (5)
Intel
68.8K papers, 1.6M citations

90% related

Qualcomm
38.4K papers, 804.6K citations

87% related

Motorola
38.2K papers, 968.7K citations

84% related

Samsung
163.6K papers, 2M citations

83% related

Hewlett-Packard
59.8K papers, 1.4M citations

82% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20223
2021103
2020185
2019212
2018103
201788