Institution
Freescale Semiconductor
About: Freescale Semiconductor is a based out in . It is known for research contribution in the topics: Layer (electronics) & Signal. The organization has 7673 authors who have published 10781 publications receiving 149123 citations. The organization is also known as: Freescale Semiconductor, Inc..
Topics: Layer (electronics), Signal, Transistor, Integrated circuit, Voltage
Papers published on a yearly basis
Papers
More filters
•
22 Nov 1999TL;DR: In this paper, a composite bond pad that is resistant to external forces that may be applied during probing or packaging operations is presented, which includes a non-self-passivating conductive bond pad ( 134 ) that is formed over a semiconductor substrate (100 ).
Abstract: A composite bond pad that is resistant to external forces that may be applied during probing or packaging operations is presented. The composite bond pad includes a non-self-passivating conductive bond pad ( 134 ) that is formed over a semiconductor substrate ( 100 ). A dielectric layer ( 136 ) is then formed over the conductive bond pad ( 134 ). Portions of the dielectric layer ( 136 ) are removed such that the dielectric layer ( 136 ) becomes perforated and a portion of the conductive bond pad ( 134 ) is exposed. Remaining portions of the dielectric layer ( 136 ) form support structures ( 138 ) that overlie that bond pad. A self-passivating conductive capping layer ( 204 ) is then formed overlying the bond pad structure, where the perforations in the dielectric layer ( 136 ) allow for electrical contact between the capping layer ( 204 ) and the exposed portions of the underlying bond pad ( 134 ). The support structures ( 138 ) provide a mechanical barrier that protects the interface between the capping layer ( 204 ) and the bond pad ( 134 ). Additional mechanical robustness is achieved when the support structures ( 138 ) remain coupled to the unremoved portion of the dielectric layer ( 136 ), as forces buffered by the support structures ( 138 ) are distributed across the dielectric layer ( 136 ) and not concentrated at the bond pad location.
95 citations
•
17 Jul 2001TL;DR: In this paper, an integrated circuit for intermediate impedance matching and stabilization of high power devices is described, where the manifolds of the active device are used to form capacitors to provide stability to high power active devices.
Abstract: An integrated circuit for intermediate impedance matching and stabilization of high power devices is disclosed. High quality epitaxial layers of monocrystalline materials grown over monocrystalline substrates enables the formation of impedance matching and stability circuits to be placed on the same substrate as the active device. Additionally, by using the manifolds of the active to form plates of a capacitor, an impedance matching network of series inductance and shunt capacitor can be compactly fabricated for increasing the output impedance to intermediate levels. The manifolds of the active device are also used to form capacitors to provide stability to high power active devices.
95 citations
•
31 Jul 2002TL;DR: In this article, a first gate (120 ) and a second gate ( 122 ) are either PMOS and NMOS transistors, respectively, formed in an n-type well ( 104 ) and p- type well ( 106 ) with spacers adjacent the sidewalls of the gates.
Abstract: A first gate ( 120 ) and a second gate ( 122 ) are preferably PMOS and NMOS transistors, respectively, formed in an n-type well ( 104 ) and a p-type well ( 106 ) In a preferred embodiment, first gate ( 120 ) includes a first metal layer ( 110 ) of titanium nitride on a gate dielectric ( 108 ), a second metal layer ( 114 ) of tantalum silicon nitride and a silicon containing layer ( 116 ) of polysilicon Second gate ( 122 ) includes second metal layer ( 114 ) of a tantalum silicon nitride layer on the gate dielectric ( 108 ) and a silicon containing layer ( 116 ) of polysilicon First spacers ( 124 ) are formed adjacent the sidewalls of the gates to protect the metals from chemistries used to remove photoresist masks during implant steps Since the chemistries used are selective to polysilicon, the spacers ( 124 ) need not protect the polysilicon capping layers, thereby increasing the process margin of the spacer etch process The polysilicon cap also facilitates silicidation of the gates
94 citations
••
TL;DR: In this paper, the authors present dc and ac tests that verify whether a MOSFET model is symmetric with respect to a source-drain reversal, and also verify the symmetry of gate and bulk currents.
Abstract: This paper presents dc and ac tests that verify whether a MOSFET model is symmetric with respect to a source-drain reversal. The tests are valid in the presence of and also verify the symmetry of gate and bulk currents, and evaluate the symmetry of all components of MOSFET charge models
94 citations
•
03 Sep 1991TL;DR: In this paper, an isolated silicon on insulator (SOI) field effect transistor (FET) is made on a substrate material and a gate is separated from the channel by gate dielectric layers.
Abstract: A process for fabricating an isolated silicon on insulator (SOI) field effect transistor (FET) (10, 11, 13, 15). The SOI FET is made on a substrate material (12). In one form, a first control electrode referred to as gate (24), is contained within the substrate (12) underlying a dielectric layer (14). A second control electrode referred to as gate (26) overlies a dielectric layer (28). A source and a drain current electrode are formed from a germanium-silicon layer (18). A silicon layer (16) forms an isolated channel region of the SOI FET. The gates (12, 24) are separated from the channel by gate dielectric layers (14, 28). The germanium-silicon layer (18) is much thicker than the silicon layer (16) which is made thin to provide a thin channel region. An optional nitride layer 20 overlies the germanium-silicon layer (18).
94 citations
Authors
Showing all 7673 results
Name | H-index | Papers | Citations |
---|---|---|---|
David Blaauw | 87 | 750 | 29855 |
Krishnendu Chakrabarty | 79 | 996 | 27583 |
Rajesh Gupta | 78 | 936 | 24158 |
Philippe Renaud | 77 | 773 | 26868 |
Min Zhao | 71 | 547 | 24549 |
Gary L. Miller | 63 | 306 | 13010 |
Paul S. Ho | 60 | 475 | 13444 |
Ravi Subrahmanyan | 59 | 353 | 14244 |
Jing Shi | 53 | 222 | 10098 |
A. Alec Talin | 52 | 311 | 12981 |
Chi Hou Chan | 48 | 511 | 9504 |
Lin Shao | 48 | 380 | 12737 |
Johan Åkerman | 48 | 306 | 9814 |
Philip J. Tobin | 47 | 186 | 6502 |
Alexander A. Demkov | 47 | 331 | 7926 |