scispace - formally typeset
Search or ask a question
Institution

Freescale Semiconductor

About: Freescale Semiconductor is a based out in . It is known for research contribution in the topics: Layer (electronics) & Signal. The organization has 7673 authors who have published 10781 publications receiving 149123 citations. The organization is also known as: Freescale Semiconductor, Inc..


Papers
More filters
Patent
22 Dec 1994
TL;DR: In this paper, the amplitude modulated (AM) and phase modulation (PM) components are nested about a power amplifier (PA), allowing the PM control loop to correct for any distortion introduced by the PA.
Abstract: Transmitting signals containing amplitude modulated (AM) and phase modulation (PM) components requires a transmitter having AM and PM control loops (515, 517). The PM control loop provides phase modulation, frequency translation and phase predistortion for a transmitter. The phase predistortion/correction is accomplished by using an oscillator (505), thus, the amount of PA phase correction is essentially unlimited. Additionally, the PM control loop (517) is nested about a power amplifier (507) (PA), allowing the PM control loop (517) to correct for any distortion introduced by the PA (507).

166 citations

Patent
12 Mar 2003
TL;DR: In this article, the wire bond pad (53) allows routing of conductors in a final metal layer directly underlying the bond pad, thus allowing the surface area of the semiconductor die to be reduced.
Abstract: An integrated circuit (50) has a wire bond pad (53). The wire bond pad (53) is formed on a passivation layer (18) over active circuitry (26) and/or electrical interconnect layers (24) of the integrated circuit (50). The wire bond pad (53) is connected to a plurality of final metal layer portions (51, 52). The plurality of final metal layer portions (51, 52) are formed in a final interconnect layer of the interconnect layers (24). In one embodiment, the bond pad (53) is formed from aluminum and the final metal layer pads are formed from copper. The wire bond pad (53) allows routing of conductors in a final metal layer (28) directly underlying the bond pad (53), thus allowing the surface area of the semiconductor die to be reduced.

166 citations

Patent
10 Oct 2000
TL;DR: In this paper, a system, method, and computer program product for baseband removal of narrowband interference contained within UWB signals in a UWB receiver is presented, where the interference is extracted from the UWB signal by employing a filter that is matched approximately with the RFI in the baseband signal, extracting RFI and passing the desired data signal unscathed.
Abstract: A system, method, and computer program product for baseband removal of narrowband interference contained within UWB signals in a UWB receiver. The RFI is extracted from the UWB signal by employing a filter that is matched approximately with the RFI in the baseband signal, extracting RFI, and passing the desired data signal unscathed.

162 citations

Patent
16 Aug 2006
TL;DR: In this paper, a method for etching a substrate in the manufacture of a semiconductor device is described, the method comprising contacting a surface of the substrate with ions extracted from a plasma formed from a gas comprising one or more of an oxygen containing species, a nitrogen containing species and an inert gas.
Abstract: The present invention provides a method for etching a substrate in the manufacture of a semiconductor device, the method comprising contacting a surface of the substrate with ions extracted from a plasma formed from a gas comprising one or more of an oxygen-containing species, a nitrogen-containing species and an inert gas, and separately contacting the surface of the substrate with a plasma formed from a gas comprising a fluorine-containing species.

162 citations

Book
25 Jun 2007
TL;DR: In this article, the authors present a comprehensive exposition of FET modeling, and provide a must-have resource for seasoned professionals and new graduates in the RF and microwave power amplifier design and modeling community.
Abstract: © Cambridge University Press 2007 and Cambridge University Press, 2009.This 2007 book is a comprehensive exposition of FET modeling, and is a must-have resource for seasoned professionals and new graduates in the RF and microwave power amplifier design and modeling community. In it, you will find descriptions of characterization and measurement techniques, analysis methods, and the simulator implementation, model verification and validation procedures that are needed to produce a transistor model that can be used with confidence by the circuit designer. Written by semiconductor industry professionals with many years' device modeling experience in LDMOS and III-V technologies, this was the first book to address the modeling requirements specific to high-power RF transistors. A technology-independent approach is described, addressing thermal effects, scaling issues, nonlinear modeling, and in-package matching networks. These are illustrated using the current market-leading high-power RF technology, LDMOS, as well as with III-V power devices.

161 citations


Authors

Showing all 7673 results

NameH-indexPapersCitations
David Blaauw8775029855
Krishnendu Chakrabarty7999627583
Rajesh Gupta7893624158
Philippe Renaud7777326868
Min Zhao7154724549
Gary L. Miller6330613010
Paul S. Ho6047513444
Ravi Subrahmanyan5935314244
Jing Shi5322210098
A. Alec Talin5231112981
Chi Hou Chan485119504
Lin Shao4838012737
Johan Åkerman483069814
Philip J. Tobin471866502
Alexander A. Demkov473317926
Network Information
Related Institutions (5)
STMicroelectronics
29.5K papers, 300.7K citations

92% related

Texas Instruments
39.2K papers, 751.8K citations

89% related

Intel
68.8K papers, 1.6M citations

87% related

Motorola
38.2K papers, 968.7K citations

86% related

Samsung
163.6K papers, 2M citations

83% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20211
20203
201910
201826
201779
2016267