scispace - formally typeset
Search or ask a question
Institution

NEC

CompanyTokyo, Japan
About: NEC is a company organization based out in Tokyo, Japan. It is known for research contribution in the topics: Signal & Layer (electronics). The organization has 33269 authors who have published 57670 publications receiving 835952 citations. The organization is also known as: NEC Corporation & NEC Electronics Corporation.


Papers
More filters
Patent
Miyashita Toshikazu1
27 May 1999
TL;DR: In this article, a mobile radio apparatus of the present invention includes an apparatus body having a connector portion at one side thereof and an auxiliary display includes a terminal portion and is removably connected to the side of the apparatus body with the terminal portion mating with the connector portion.
Abstract: A mobile radio apparatus of the present invention includes an apparatus body having a connector portion at one side thereof. A main display is mounted on the apparatus body. An auxiliary display includes a terminal portion and is removably connected to the side of the apparatus body with the terminal portion mating with the connector portion of the apparatus body. The auxiliary display connected to the apparatus body assists the main display in displaying data at the time of, e.g., transmission or receipt. When the apparatus is carried by the user, the auxiliary display is dismounted from the apparatus body. The apparatus therefore achieves a great display capacity without being increased in size.

128 citations

Patent
Tatsuya Matano1
21 Nov 1996
TL;DR: In this article, the authors proposed a memory cell block with a row decoder circuit for activating one of the word lines and the pair of data lines, and a column decoder for generating read and write select signals to selectively activate a desired column of memory cells and set that column to either read or write mode.
Abstract: A semiconductor memory has memory cells arranged in a matrix to form a memory cell block. A word line is connected to each row of memory cells. The cell block has a pair of data lines, a row decoder circuit for activating one of the word lines and the pair of data lines, and a column decoder circuit for generating read and write select signals to selectively activate a desired column of memory cells and set that column to either a read or write mode. Each memory cell column has a pair of digit lines, a sense amplifier for amplifying differential data signals on the digit lines and read and write data transfer circuits for transferring differential read and write data signals to the digit lines in the read and write modes. The read data transfer circuit includes a pair of first MOS transistors connected to the data lines and activated with the read select signal, and a pair of second MOS transistors connected to the first MOS transistors in series. The gates of the second MOS transistors are connected to the digit lines. The second MOS transistors are operable to drive the data lines via the first MOS transistors by the differential read data signals in the read mode. The write data transfer circuit includes a pair of third MOS transistors provided between the data lines and the digit lines and activated with the write select signal.

128 citations

Patent
15 Sep 1995
TL;DR: In this paper, the cross-sectional dimension of the p-DBR is so limited as to permit only a single fundamental transverse mode in a waveguide composed by the pDBR.
Abstract: In order to control polarization direction of laser light emitted by a vertical cavity surface emitting laser (VCSEL), cross-sectional dimension of the p-DBR is so limited as to permit only a single fundamental transverse mode in a waveguide composed by the p-DBR. Some VCSEL-based devices are developed using arrays of VCSELs in which each VCSEL has a controlled direction of polarization.

128 citations

Patent
Kenichi Otake1, Manabu Bonkohara1
15 Aug 1997
TL;DR: Solder balls are attached to a flexible printed-circuit board which is shaped so as to cover at least an upper surface, a side surface, and a lower surface of an IC chip, and the flexible printed circuit board is placed on the IC chip as mentioned in this paper.
Abstract: Solder balls are attached to a flexible printed-circuit board which is shaped so as to be able to cover at least an upper surface, a side surface, and a lower surface of an IC chip, and the flexible printed-circuit board is placed on the IC chip. Then, the flexible printed-circuit board is folded over edges of the IC chip, and bonded to outer surfaces of the IC chip by an adhesive sheet. Thereafter, a sealing resin is poured into a gap between the upper surface of the IC chip and the flexible printed-circuit board, and cured, thereby completing a semiconductor package.

128 citations

Journal ArticleDOI
TL;DR: A control-theoretic approach to the design of closed-loop rate-based flow control in high-speed networks using a dual proportional-plus-derivative controller that demonstrates the excellent transient and steady-state performance of the controller.
Abstract: We present a control-theoretic approach to the design of closed-loop rate-based flow control in high-speed networks. The proposed control uses a dual proportional-plus-derivative controller, where the control parameters can be designed to ensure the stability of the traffic patterns and propagation delays. We show how the control mechanism can be used to design a controller to support ABR service based on feedback of explicit rates (ERs). We demonstrate the excellent transient and steady-state performance of the controller through a number of examples. We also show experimental results that have been obtained from our asynchronous transfer mode (ATM) testbed, which consists of two interconnected ATM LANs, one located in Princeton, NJ, and the other in Berlin, Germany, with an all-software ER-controller implementation.

128 citations


Authors

Showing all 33297 results

NameH-indexPapersCitations
Pulickel M. Ajayan1761223136241
Xiaodong Wang1351573117552
S. Shankar Sastry12285886155
Sumio Iijima106633101834
Thomas W. Ebbesen9930570789
Kishor S. Trivedi9569836816
Sharad Malik9561537258
Shigeo Ohno9130328104
Adrian Perrig8937453367
Jan M. Rabaey8152536523
C. Lee Giles8053625636
Edward A. Lee7846234620
Otto Zhou7432218968
Katsumi Kaneko7458128619
Guido Groeseneken73107426977
Network Information
Related Institutions (5)
Bell Labs
59.8K papers, 3.1M citations

92% related

Hitachi
101.4K papers, 1.4M citations

92% related

Samsung
163.6K papers, 2M citations

91% related

IBM
253.9K papers, 7.4M citations

91% related

Intel
68.8K papers, 1.6M citations

90% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
20238
202220
2021234
2020518
2019952
20181,088