scispace - formally typeset
Search or ask a question
Institution

STMicroelectronics

CompanyGeneva, Switzerland
About: STMicroelectronics is a company organization based out in Geneva, Switzerland. It is known for research contribution in the topics: Transistor & Signal. The organization has 17172 authors who have published 29543 publications receiving 300766 citations. The organization is also known as: SGS-Thomson & STM.


Papers
More filters
Journal ArticleDOI
TL;DR: In this paper, the design and fabrication of a single photon avalanche detector (SPAD) in planar technology is discussed, and experimental test procedures are described for dark counting rate, afterpulsing probability, photon timing resolution, and quantum detection efficiency.
Abstract: Design and fabrication of single photon avalanche detector (SPAD) in planar technology is reported. Device design and critical issues in the technology are discussed. Experimental test procedures are described for dark-counting rate, afterpulsing probability, photon timing resolution, and quantum detection efficiency. Low-noise detectors are obtained, with dark counting rates down to 10 c/s for devices with 10 /spl mu/m diameter, down to 1 kc/s for 50 /spl mu/m diameter. The technology is suitable for monolithic integration of SPAD detectors and associated circuits.

107 citations

Proceedings ArticleDOI
01 Dec 2011
TL;DR: In this article, the authors leverage the superior mobility, low threshold voltage and NBTI of cSiGe channels in high-performance (HP) and low power (LP) high-к/metal gate (HKMG) logic MOSFETs with multiple oxides utilizing dual channels for nFET and pFET.
Abstract: Band-gap engineering using SiGe channels to reduce the threshold voltage (V TH ) in p-channel MOSFETs has enabled a simplified gate-first high-к/metal gate (HKMG) CMOS integration flow. Integrating Silicon-Germanium channels (cSiGe) on silicon wafers for SOC applications has unique challenges like the oxidation rate differential with silicon, defectivity and interface state density in the unoptimized state, and concerns with T inv scalability. In overcoming these challenges, we show that we can leverage the superior mobility, low threshold voltage and NBTI of cSiGe channels in high-performance (HP) and low power (LP) HKMG CMOS logic MOSFETs with multiple oxides utilizing dual channels for nFET and pFET.

107 citations

Patent
29 Oct 1996
TL;DR: In this paper, a regulating circuit for the output voltage of a voltage booster is proposed, which consists of a first charge transfer capacitor adapted to draw electric charges from the supply terminal and transfer them to the output terminal through electronic switches controlled by non-overlapped complementary phase signals.
Abstract: A regulating circuit for the output voltage of a voltage booster, of the type which comprises a first charge transfer capacitor adapted to draw electric charges from the supply terminal and transfer them to the output terminal, through electronic switches controlled by non-overlapped complementary phase signals, and a second charge storage capacitor connected between the output terminal and ground, further comprises an error amplifier which generates, during one of the operational phases, a DC voltage corresponding to the difference between a reference voltage and a divided voltage of the output voltage of the voltage booster; this DC voltage is applied directly to one end of the transfer capacitor.

106 citations

Patent
15 May 1996
TL;DR: A computer and a method of operating a computer which allows manipulation of data values in the context of the execution of so-called packed instructions is described in this paper. But this method is restricted to the case of a data string consisting of a plurality of substrings, each defining a particular data value or object.
Abstract: A computer and a method of operating a computer is disclosed which allow manipulation of data values in the context of the execution of so-called "packed instructions". Packed instructions are carried out on packed operands. A packed operand comprises a data string consisting of a plurality of sub-strings, each defining a particular data value or object. The invention relates to a restructuring instruction which allows objects to be reorganised within a data string thereby minimising loading and storing operations to memory.

105 citations

Journal ArticleDOI
TL;DR: In this paper, the passivating layer is removed during the increase of the wafer chuck temperature leading to a very clean surface of the sidewalls after processing, and a two-step process is defined to rebuild the passivation layer after its destruction and continue the trench etching.
Abstract: Passivation mechanisms of Si trenches involved in SF6/O2 cryogenic plasma etching were investigated in order to better control the process and avoid defects. Trench sidewalls and profiles were ex situ characterized geometrically by SEM and chemically by spatially resolved XPS experiments. These measurements reveal that the passivating layer is removed during the increase of the wafer chuck temperature leading to a very clean surface of the sidewalls after processing. Nearly no SiO2 formation on the sidewalls was observed after the very low temperature etching (−100 °C). A two-step process was defined to rebuild the passivating layer after its destruction and continue the trench etching. The necessary conditions for properly rebuilding the passivating layer give precious information about its chemical composition. These experiments clearly show that sulfur is not a necessary element to form an efficient passivating layer.

105 citations


Authors

Showing all 17185 results

NameH-indexPapersCitations
Bharat Bhushan116127662506
Albert Polman9744542985
G. Pessina8482830807
Andrea Santangelo8388629019
Paolo Mattavelli7448219926
Daniele Ielmini6836716443
Jean-François Carpentier6245914271
Robert Henderson5844013189
Bruce B. Doris5660412366
Renato Longhi551778644
Aldo Romani5442511513
Paul Muralt5434412694
Enrico Zanoni5370513926
Gaudenzio Meneghesso5170312567
Franco Zappa502749211
Network Information
Related Institutions (5)
Intel
68.8K papers, 1.6M citations

92% related

Motorola
38.2K papers, 968.7K citations

91% related

Samsung
163.6K papers, 2M citations

90% related

NEC
57.6K papers, 835.9K citations

89% related

Toshiba
83.6K papers, 1M citations

89% related

Performance
Metrics
No. of papers from the Institution in previous years
YearPapers
202225
2021560
2020798
2019952
2018948
2017781