Institution
Tensilica
About: Tensilica is a based out in . It is known for research contribution in the topics: Instruction set & Application-specific instruction-set processor. The organization has 92 authors who have published 102 publications receiving 4454 citations. The organization is also known as: Xtensa Architecture.
Topics: Instruction set, Application-specific instruction-set processor, Very long instruction word, Multi-core processor, Software
Papers
More filters
•
11 Oct 2000TL;DR: Aimed at the working researcher or scientific C/C++ or Fortran programmer, this text introduces the competent research programmer to a new vocabulary of idioms and techniques for parallelizing software using OpenMP.
Abstract: Aimed at the working researcher or scientific C/C++ or Fortran programmer, this text introduces the competent research programmer to a new vocabulary of idioms and techniques for parallelizing software using OpenMP.
1,253 citations
•
15 Feb 2001
TL;DR: In this article, an automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it.
Abstract: An automated processor design tool uses a description of customized processor instruction set extensions in a standardized language to develop a configurable definition of a target instruction set, a Hardware Description Language description of circuitry necessary to implement the instruction set, and development tools such as a compiler, assembler, debugger and simulator which can be used to develop applications for the processor and to verify it. Implementation of the processor circuitry can be optimized for various criteria such as area, power consumption, speed and the like. Once a processor configuration is developed, it can be tested and inputs to the system modified to iteratively optimize the processor implementation. By providing a constrained domain of extensions and optimizations, the process can be automated to a high degree, thereby facilitating fast and reliable development.
551 citations
••
TL;DR: System designers can optimize Xtensa for their embedded application by sizing and selecting features and adding new instructions, which allows easy customization of both hardware and software.
Abstract: System designers can optimize Xtensa for their embedded application by sizing and selecting features and adding new instructions. Xtensa provides an integrated solution that allows easy customization of both hardware and software. This process is simple, fast, and robust.
438 citations
••
TL;DR: The authors offer insights on why earlier attempts to gain industry adoption were not successful, why current HLS tools are finally seeing adoption, and what to expect as HLS evolves toward system-level design.
Abstract: This article presents the history and evolution of HLS from research to industry adoption. The authors offer insights on why earlier attempts to gain industry adoption were not successful, why current HLS tools are finally seeing adoption, and what to expect as HLS evolves toward system-level design.
309 citations
••
24 Jul 2006TL;DR: The design challenges faced by MPSoC designers at all levels are reviewed, and the requirements for design tools that may ameliorate many of these issues are focused on.
Abstract: We review the design challenges faced by MPSoC designers at all levels. Starting at the application level, there is a need for programming models and communications APIs that allow applications to be easily re-configured for many different possible architectures without tedious rewriting, while at the same time ensuring efficient production code. Synchronisation and control of task scheduling may be provided by RTOS's or other scheduling methods, and the choice of programming and threading models, whether symmetric or asymmetric, has a heavy influence on how best to control task or thread execution. Debugging MP systems for the typical application developer becomes a much more complex job, when compared to traditional single-processor debug, or the debug of simple MP systems that are only very loosely coupled. The interaction between the system, applications and software views, and processor configuration and extension, adds a new dimension to the problem space. Zeroing in on the optimal solution for a particular MPSoC design demands a multi-disciplinary approach. After reviewing the design challenges, we end by focusing on the requirements for design tools that may ameliorate many of these issues, and illustrate some of the possible solutions, based on experiments.
225 citations
Authors
Showing all 92 results
Name | H-index | Papers | Citations |
---|---|---|---|
Monica S. Lam | 73 | 201 | 23831 |
Grant Martin | 21 | 82 | 2161 |
Earl A. Killian | 19 | 25 | 1777 |
Dror E. Maydan | 17 | 26 | 2979 |
Fei Sun | 16 | 28 | 1965 |
Albert Wang | 15 | 17 | 701 |
Christopher Rowen | 12 | 29 | 1140 |
David William Goodwin | 10 | 15 | 618 |
Steve Tjiang | 10 | 11 | 855 |
William A. Huffman | 10 | 14 | 692 |
Peng Tu | 9 | 9 | 523 |
Ricardo E. Gonzalez | 8 | 9 | 819 |
Walter D. Lichtenstein | 8 | 10 | 911 |
Albert Wang | 8 | 12 | 1023 |
Pavlos Konas | 7 | 8 | 268 |