scispace - formally typeset
Journal ArticleDOI

A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers

Reads0
Chats0
TLDR
A highly-linear software-defined radio operating from 400 MHz to 6 GHz is presented, with the purpose of removing any dedicated filtering at the antenna thanks to a 2.5 V linear LNA and mixer-based RF blocker filter.
Abstract
A highly-linear software-defined radio operating from 400 MHz to 6 GHz is presented, with the purpose of removing any dedicated filtering at the antenna. Very high resilience to out-of-band interference is achieved thanks to a 2.5 V linear LNA and mixer-based RF blocker filter. The 2 mm2, 40 nm digital CMOS receiver achieves +10 dBm out-of-band IIP3 and >; +70 dBm calibrated IIP2 at 3 dB NF. It tolerates 0 dBm blockers at 20 MHz offset with acceptable blocker NF.

read more

Citations
More filters
Journal ArticleDOI

A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications

TL;DR: A new wideband receiver architecture is proposed that employs two separate passive-mixer-based downconversion paths, which enables noise cancelling, but avoids voltage gain at blocker frequencies.
Journal ArticleDOI

A Class-F CMOS Oscillator

TL;DR: A comprehensive study of circuit-to-phase-noise conversion mechanisms of different oscillators' structures shows the proposed class-F exhibits the lowest phase noise at the same tank's quality factor and supply voltage.
Proceedings ArticleDOI

LTE UE Power Consumption Model: For System Level Energy and Performance Optimization

TL;DR: A novel LTE user equipment (UE) power consumption model was developed for LTE system level optimization, because it is important to understand how network settings like scheduling of resources and transmit power control affect the UE's battery life.
Journal ArticleDOI

A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS

TL;DR: A 250 MS/s 2x interleaved 11 bit pipelined SAR ADC in 40 nm digital CMOS is presented to adjust the uncertain gain of the chosen residue amplifier and various other non-idealities.
Journal ArticleDOI

SAW-less analog front-end receivers for TDD and FDD

TL;DR: A SAW-less differential transceiver can be appealing if it has an NF close to that of classical transceivers and it can be very flexible, being usable for both FDD (where duplexers are differential) and TDD.
References
More filters
Journal ArticleDOI

A 1.5-V, 1.5-GHz CMOS low noise amplifier

TL;DR: In this article, a 1.5 GHz low noise amplifier (LNA) intended for use in a global positioning system (GPS) receiver, has been implemented in a standard 0.6/spl mu/m CMOS process.
Proceedings ArticleDOI

A 1.5 V, 1.5 GHz CMOS low noise amplifier

TL;DR: In this paper, a 1.5 GHz low noise amplifier for a Global Positioning System (GPS) receiver has been implemented in a 0.6 /spl mu/m CMOS process.
Journal ArticleDOI

Digitally Enhanced Software-Defined Radio Receiver Robust to Out-of-Band Interference

TL;DR: A software-defined radio (SDR) receiver with improved robustness to out-of-band interference (OBI) is presented and an accurate multiphase clock generator is presented for a mismatch-robust HR.
Journal ArticleDOI

Low-Power 2.4-GHz Transceiver With Passive RX Front-End and 400-mV Supply

TL;DR: In this article, an ultra low power 2.4 GHz transceiver targeting wireless sensor network applications is presented, where the receiver front-end is fully passive, utilizing an integrated resonant matching network to achieve voltage gain and interface directly to a passive mixer.
Journal ArticleDOI

An alternative approach to the realization of network transfer functions: The N-path filter

TL;DR: A particular time-varying network consisting of several parallel transmission paths, each containing input and output modulators, is described and analyzed and it is shown that, under certain conditions, the network may be characterized by a transfer function.
Related Papers (5)