A 45 nm SOI Embedded DRAM Macro for the POWER™ Processor 32 MByte On-Chip L3 Cache
Citations
322 citations
142 citations
Cites methods from "A 45 nm SOI Embedded DRAM Macro for..."
...DESTINY framework utilizes the 2D circuit-level model of NVSim, which was extended to model 2D eDRAM and 3D design of SRAM, eDRAM and monolithic NVMs....
[...]
...Since NVSim does not model banks, we only compare against the smallest cache size....
[...]
...NVSim provides an incomplete eDRAM model which has also not been validated against any prototype....
[...]
...DESTINY utilizes the 2D circuit-level modeling framework of NVSim for SRAM and NVMs....
[...]
...2015 Design, Automation & Test in Europe Conference & Exhibition (DATE) 1545 B. 2D and 3D eDRAM Validation As stated before, the eDRAM model in NVSim is incomplete and has not been validated....
[...]
135 citations
Cites background from "A 45 nm SOI Embedded DRAM Macro for..."
...The urgent need for low-power alternatives has led to a flurry of research activity on novel post-CMOS device technologies [8], [9]....
[...]
108 citations
99 citations
Cites result from "A 45 nm SOI Embedded DRAM Macro for..."
...Therefore, the static power dissipation of gain cell eDRAM including both leakage power and refresh power components can be smaller than that of an SRAM and similar to that of a 1T1C eDRAM [6], [9]....
[...]
...2168729 embedded DRAM (eDRAM) technology [4], [9]....
[...]
References
126 citations
120 citations
79 citations
"A 45 nm SOI Embedded DRAM Macro for..." refers methods in this paper
...7 ns random cycle embedded DRAM macro [9] developed for the POWER7TM processor [10] in 45 nm SOI CMOS technology....
[...]
77 citations
62 citations