scispace - formally typeset
Journal ArticleDOI

A 4th-order active-G/sub m/-RC reconfigurable (UMTS/WLAN) filter

Stefano D'Amico, +2 more
- 26 Jun 2006 - 
- Vol. 41, Iss: 7, pp 1630-1637
Reads0
Chats0
TLDR
A fourth-order low-pass continuous-time filter for a UMTS/WLAN receiver of a reconfigurable terminal is presented and the full chip has been designed using an automatic design tool, which is validated by the agreement between the experimental results and the expected performance.
Abstract
A fourth-order low-pass continuous-time filter for a UMTS/WLAN receiver of a reconfigurable terminal is presented. The filter uses the cascade of two Active-Gm-RC biquad cells. A single opamp is used for each biquad and its unity-gain-bandwidth is comparable to the filter cut-off frequency. Thus, the opamp power consumption is strongly reduced w.r.t. other closed-loop filter configurations. The cut-off frequency deviation due to the technological spread, aging and temperature variation is adjusted by an on-chip tuning circuit. The device in a 0.13 mum CMOS technology occupies a 0.9 mm2 area and it consumes 3.4 mW and 11 4.2 mW for the UMTS and WLAN, respectively. The full chip has been designed using an automatic design tool, which is validated by the agreement between the experimental results and the expected performance

read more

Citations
More filters
Proceedings Article

Flexible baseband analog circuits for software-defined radio front-ends

TL;DR: A novel approach to design a digitally programmable low pass filter and variable gain amplifier intended for a software-defined radio (SDR) front-end that is able to set performance parameters like cut-off frequency, selectivity, noise, and gain guaranteeing at any time a near-optimal power/performance trade-off.
Journal ArticleDOI

Flexible Baseband Analog Circuits for Software-Defined Radio Front-Ends

TL;DR: In this article, the authors present an approach to design a digitally programmable low pass filter (LPF) and variable gain amplifier (VGA) intended for a software-defined radio (SDR) front-end.
Journal ArticleDOI

A 1-V +31 dBm IIP3, Reconfigurable, Continuously Tunable, Power-Adjustable Active-RC LPF

TL;DR: This paper proposes a biquad design methodology and presents a baseband low-pass filter for wireless and wireline applications with reconfigurable frequency response (Chebyshev/Inverse ChebysheV), selectable order, continuously tunable cutoff frequency, and adjustable power consumption.
Journal ArticleDOI

A 33 MHz 70 dB-SNR Super-Source-Follower-Based Low-Pass Analog Filter

TL;DR: A 4th-order low-pass continuous-time analog filter is presented, that is implemented with the cascade of two efficient and compact biquadratic cells, realized using the Super-Source-Follower topology.
Journal ArticleDOI

A 0.55 V 60 dB-DR Fourth-Order Analog Baseband Filter

TL;DR: A 0.55 V supply voltage fourth-order low-pass continuous-time filter is presented, which achieves the low-voltage operating point by an improved bias circuit that uses different opamp input and output common-mode voltages.
References
More filters
Journal ArticleDOI

Circuit architectures for high linearity monolithic continuous-time filtering

TL;DR: In this article, a circuit architecture for high-linearity monolithic continuous-time filters is described based on the use of integrated passive components in active RC structures, where the frequency response is achieved by arranging either resistive or capacitive elements in programmable arrays.
Journal ArticleDOI

Widely programmable high-frequency continuous-time filters in digital CMOS technology

TL;DR: In this paper, the authors present design considerations for programmable high-frequency continuous-time filters implemented in standard digital CMOS processes, where accumulation MOS capacitors are used as integrating elements to reduce area, and a constant-capacitance scaling technique is employed to ensure that even parasitic capacitances remain invariant when transconductors are switched in and out of the filter.
Journal ArticleDOI

Realization of a 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs

TL;DR: In this paper, a low voltage (1 V), low power (100 mu W), and low frequency (9 kHz) fifth-order integrated active low-pass filter (LPF) using a bipolar technology is described.
Journal ArticleDOI

Low-power CMOS continuous-time filters

TL;DR: In this paper, a design technique for low-power continuous-time filters using digital CMOS technology is presented, where the basic building block is a fully-balanced integrator with its unity gain frequency determined by a small-signal transconductance and MOSFET gate capacitance.
Journal ArticleDOI

Current-mode biquad without external passive elements

TL;DR: The authors present the MOS strong inversion analogue, a /spl radic/x- domain integrator, a new approach to log-domain integrators and filters for low-voltage filtering applications.
Related Papers (5)