scispace - formally typeset
Search or ask a question
Proceedings ArticleDOI

A Novel Topology of Fifteen Level Multilevel Inverter with Harmonic Elimination Using GASHE

13 Apr 2018-pp 22-28
TL;DR: Harmonic elimination using Genetic Algorithm based Selective Harmonic Elimination (GA-SHE) techniques for asymmetric and symmetric topology of MLI is dealt with.
Abstract: Renewable energy sources such as fuel cell, solar, Magneto hydro Dynamic (MHD), geothermal are the best alternatives to solve the problem of environmental issue and increasing demand of energy. The output of these resources is dc, therefore to connect these resources to the grid, multilevel inverter is the key device. But the output of multilevel inverter has power quality issues such as harmonic generation and notching due to conversion of dc to ac and high number of switch. Hence, this paper deals with harmonic elimination using Genetic Algorithm based Selective Harmonic Elimination (GA-SHE) techniques for asymmetric and symmetric topology of MLI. In the present study, comparative study among various multilevel inverters with reduced number of switches topologies has been discussed. A novel topology of single phase 15-level inverter which consists least number of switches has been designed for a desired voltage level. Also, the comparison of Total harmonic distortion(THD) developed in the proposed 15-level inverter with output voltage generated by different topology at different levels are discussed. The output of proposed topology contains THD (<5%) as per IEEE 519 standard.
Citations
More filters
Proceedings ArticleDOI
01 Jan 2020
TL;DR: This paper deals with a 36-pulse AC-DC converter fed 5-level cascaded H-bridge multilevel inverter (CHB-MLI) based induction motor drive (IMD), which has enhanced efficiency than an existing IMD.
Abstract: This paper deals with a 36-pulse AC-DC converter fed 5-level cascaded H-bridge multilevel inverter (CHB-MLI) based induction motor drive (IMD). A new configuration of a multi winding transformer (MWT) is designed for a 36-pulse AC-DC converter at the utility end. The existing MWT for a 36-pulse AC-DC converter requires phase-shift in both primary and secondary windings. Whereas, this MWT does not require any phase-shift on the secondary side and it only requires phase-shift in primary windings. Therefore, this MWT needs less numbers of isolated winding than existing MWT. Because of it, the design and manufacturing of this MWT, are quite easy than the existing MWT. Apart from it, a modified PWM technique is used to operate a 5-level CHB-MLI in such a way that, this MLI has less power losses than the existing 5-level CHB-MLI. Therefore, this IMD has enhanced efficiency than an existing IMD. This system configuration performance is validated by simulating it in MATLAB/Simulink environment during various operating conditions of IMD.

9 citations


Cites background from "A Novel Topology of Fifteen Level M..."

  • ...The hypothesis of power conversion by multilevel has been enhancing the popularity due to the outstanding properties such as lower switching losses, low voltage stress, good electromagnetic compatibility, high-level output voltage with illustrious power quality and scant harmonics distortion [4]....

    [...]

Proceedings ArticleDOI
10 Oct 2020
TL;DR: A comprehensive study shows a superior power quality performance both at grid and drive end of the system.
Abstract: This study presents a performance evaluation of a high power induction motor drive, which is operated by a 13-level cascaded H-bridge multilevel inverter (CHB-MLI) and a 54-pulse AC-DC converter. The higher number of voltage levels to adhere the power quality standard IEEE 519 at drive end and less- number of power switches are feasible due to asymmetric DC supplies, having 1:2:3 voltage ratio. A Nearest level control switching technique is presented to minimize the pole voltage transitions for CHB-MLI, thereby diminishing the switching losses of the high power converter. A 54-pulse rectification system is presented to adhere the power quality standard IEEE519 at utility end. Simulation results demonstrate the performance of a 30kW induction motor drive in steady and dynamic states. A sensitivity study is conducted in the experimental setup with 7.5kW(10hp) to evaluate the steady and dynamic state performances of this drive system. A comprehensive study shows a superior power quality performance both at grid and drive end of the system.

8 citations

Proceedings ArticleDOI
02 Oct 2020
TL;DR: In this paper, an 18-pulse rectification system is presented to supply clean power to medium voltage drives used in applications such as oil and gas production, where a cascaded multilevel inverter is used, which is cascading three phase voltage source inverters in unique manner.
Abstract: Here, 18-pulse rectification system is presented to supply clean power to medium voltage drives used in applications such as oil and gas production. High pulse rectification systems are demanded by industry to satisfy international power quality standards like the IEEE-519. A cascaded multilevel inverter is used here, which is cascading three –phase voltage source inverter (VSI) in unique manner. The presented four –level inverter has three 2-level VSI in cascaded arrangement. This induction motor drive (IMD) system is compact in size as it requires less number DC voltage sources, thus making it reliable. A Simulink model is built to analysis the performance of an indirect field-oriented control (IFOC) technique based 30kW IMD. Therefore, to validate the Simulink result a 7.5kW induction motor (IM) experimental setup control by a DSP (dSPACE DS1006) controller. A comprehensive study shows a superior power quality performance both at grid and drive end of the system.

6 citations

Proceedings ArticleDOI
01 Feb 2020
TL;DR: The Genetic Algorithm-Selective Harmonic Elimination (GA-SHE) technique to suppress lower order harmonic in 7-level binary cascaded H-bridge multilevel inverter (CHB-MLI) is presented.
Abstract: This paper presents the Genetic Algorithm-Selective Harmonic Elimination (GA-SHE) technique to suppress lower order harmonic in 7-level binary cascaded H-bridge multilevel inverter (CHB-MLI). Genetic Algorithm (GA) based selective harmonic elimination (SHE) technique is utilized to govern the optimal switching angles of 7-level binary CHB-MLI. The optimized switching angles calculated offline are utilized to improve the drive end power quality of a 36-pulse AC-DC converter fed 7-level binary CHB-MLI based indirect field-oriented control (IFOC) for induction motor drive (IMD) system. A low-frequency fundamental switching technique is employed to reduce the switching losses in a high-power converter for a medium voltage induction motor drive application. A multi-winding transformer (MWT) fed 36-pulse AC-DC converter configuration is utilized to improve the power quality at the grid end. The performance of the system is analyzed at various operating conditions through simulated result. A DSP (dSPACE DS-1006) controller based 7.5kW IMD prototype is utilized to validate the simulated results.

5 citations

References
More filters
Journal ArticleDOI
TL;DR: A new multilevel converter topology that has many steps with fewer power electronic switches results in reduction of the number of switches, losses, installation area, and converter cost.
Abstract: This paper introduces a new multilevel converter topology that has many steps with fewer power electronic switches. The proposed circuit consists of series-connected submultilevel converters blocks. The optimal structures of this topology are investigated for various objectives, such as minimum number of switches and capacitors, and minimum standing voltage on switches for producing maximum output voltage steps. A new algorithm for determination of dc voltage sourcespsila magnitudes has also been presented. The proposed topology results in reduction of the number of switches, losses, installation area, and converter cost. The operation and performance of the proposed multilevel converter has been verified by the simulation and experimental results of a single-phase 53-level multilevel converter.

645 citations


"A Novel Topology of Fifteen Level M..." refers background or methods in this paper

  • ...This topology is known as Prior H-bridge cell based MLI....

    [...]

  • ...Analysis of THD and output voltage performance for CMLI using carrier PWM. IET Power Electronics Vol. 4, Issue....

    [...]

  • ...The CHMLI can be classified as symmetric or asymmetric....

    [...]

  • ...For a 15- level MLI, proposed topology has only 11- switch compare to other topology discussed in [8], [11], [12], [9], [13], [19], [20] which used 13,16,12,12,16,16,14 switches....

    [...]

  • ...Cascaded H-bridge multilevel inverter (CHMLI)has a combination of switches with dc sources to create a one cell....

    [...]

Journal ArticleDOI
TL;DR: In this article, a new topology of cascaded multilevel inverter using a reduced number of switches, insulated gate driver circuits and voltage standing on switches is proposed, which results in reduction of installation area and cost and has simplicity of control system.

475 citations


"A Novel Topology of Fifteen Level M..." refers methods in this paper

  • ...V Switches State in [13] Switch 0 1(Vdc) 2(Vdc) 3(Vdc) 4(Vdc) 5(Vdc) 6(Vdc) 7(Vdc)...

    [...]

  • ...For a 15level MLI, proposed topology has only 11- switch compare to other topology discussed in [8], [11], [12], [9], [13], [19], [20] which used 13,16,12,12,16,16,14 switches....

    [...]

Proceedings ArticleDOI
06 Nov 2009
TL;DR: In this article, a multilevel inverter with a small number of switching devices is proposed, which can output more number of voltage levels in the same number of the switching devices by using this conversion.
Abstract: A novel multilevel inverter with a small number of switching devices is proposed. It consists of an H-bridge and an inverter which outputs multilevel voltage by switching the dc voltage sources in series and in parallel. The proposed inverter can output more number of voltage levels in the same number of the switching devices by using this conversion. The number of gate driving circuits is reduced, which leads to the reduction of the size and power consumption in the driving circuits. The total harmonic of the output waveform is also reduced. The proposed inverter is driven by the hybrid modulation (HM) method. In this paper, the circuit configuration, the theoretical operation, Fourier analysis, simulation results with MATLAB/ SIMULINK and the experimental results are shown. The experimental results accorded with the simulation results.

161 citations

Journal ArticleDOI
TL;DR: An energy management system with hybrid solar and wind renewable energy system (RES) with Multilevel inverter to give a lossless power to load and on-line configuration check and buck-boost mode transition will be presented.
Abstract: In this paper, we propose an energy management system with hybrid solar and wind renewable energy system (RES) with Multilevel inverter to give a lossless power to load. This system continuously receives the battery storage and power consumption after it checks the these value with default value if power consumption is exceeds default value means it turn off the loads. We are assigns the priority to the loads in order to overcome the user inconvenient. To increase PV module output MPPT is used. The existing system uses only boost converter, in our paper boost converter is combined with buck converter used because the PV module can produce high voltage than DC-bus voltage. Buck converter used to step down purpose. In this system on-line configuration check and buck-boost mode transition will be presented. Experimental results measured from three-string MPPTs with EMS the maximum power level of 10 kW are used to verify the analysis and discussion with hybrid cascaded multilevel inverter. DOI: http://dx.doi.org/10.11591/ijece.v4i1.4529

18 citations


"A Novel Topology of Fifteen Level M..." refers background in this paper

  • ...The cascaded Hbridge resolved the problem of capacitor voltage balancing by which flying capacitor and diode-clamped inverter have suffered [4][5][6][7]....

    [...]

Proceedings ArticleDOI
04 Jul 2016
TL;DR: In this article, a comparison of THD produced in the output voltage generated using 7 level sub-multilevel inverter by employing two switching schemes i.e. nearest level control and selective harmonic elimination have been made.
Abstract: Power converter is an important technology in industrial process, train traction and ship propulsion powered by different electric drive system. In this paper, sub-multilevel inverter is used to obtained multilevel waveform which uses reduced number of switches in comparison of other conventional multilevel inverter for same output levels. A comparison of THD produced in the output voltage generated using 7 level sub-multilevel inverter by employing two switching schemes i.e. nearest level control and selective harmonic elimination have been made. Simulation studies in MATLAB/SIMULINK environment have been carried out for 7 level sub-multilevel inverter. Based on simulation results, it is observed that THD in output voltage is less when selective harmoni elimination technique is employed as compared to nearest level control technique.

9 citations


"A Novel Topology of Fifteen Level M..." refers background or methods in this paper

  • ...A lot of number of cell connects in series for found desire voltage level [8]....

    [...]

  • ...[8] Kamldeep, Jagdish Kumar, “Switch Reduction and Performance Analysis using Different Modulation Technique in Multilevel Inverter”, ICPEICES2016 [9] M....

    [...]

  • ...For a 15level MLI, proposed topology has only 11- switch compare to other topology discussed in [8], [11], [12], [9], [13], [19], [20] which used 13,16,12,12,16,16,14 switches....

    [...]

  • ...The cascaded Hbridge resolved the problem of capacitor voltage balancing by which flying capacitor and diode-clamped inverter have suffered [4][5][6][7]....

    [...]

  • ...The asymmetric topologies have less number voltage source as compared to symmetric topologies[8]....

    [...]