A scalable processing-in-memory accelerator for parallel graph processing
Citations
4 citations
Cites background from "A scalable processing-in-memory acc..."
...Given that many data-intensive applications rarely achieve the desired performance with traditional architectures, research and development efforts for efficiently handling massive memory accesses have drawn increasing attention in recent years [8, 41]....
[...]
4 citations
4 citations
Cites background or methods from "A scalable processing-in-memory acc..."
...5%, leading to a power density of 124 mW/mm2, which is still under the thermal constraint (133 mW/mm2) reported in [5]....
[...]
...We refer to prior works for estimation of the logic layer, including the SerDes links, and the DRAM layers of the HMC [5],...
[...]
...(rather than conventional caches of [5])....
[...]
...Finally, our baseline architecture includes an edgeprefetcher as in [5] to stream the edgeArray from the local vault’s memory....
[...]
...Specifically, we simulated Tesseract [5], a domain-specific architecture, with 16 HMCs and 32 vaults per HMC, on an infrastructure based on...
[...]
4 citations
4 citations
References
14,696 citations
"A scalable processing-in-memory acc..." refers methods in this paper
...Our comprehensive evaluations using five state-of-the-art graph processing workloads with large real-world graphs show that the proposed architecture improves average system performance by a factor of ten and achieves 87% average energy reduction over conventional systems....
[...]
13,327 citations
5,629 citations
"A scalable processing-in-memory acc..." refers methods in this paper
...For this purpose, we use METIS [27] to perform 512-way multi-constraint partitioning to balance the number of vertices, outgoing edges, and incoming edges of each partition, as done in a recent previous work [51]....
[...]
...This is confirmed by the observation that Tesseract with METIS spends 59% of execution time waiting for synchronization barriers....
[...]
4,019 citations
"A scalable processing-in-memory acc..." refers methods in this paper
...We evaluate our architecture using an in-house cycle-accurate x86-64 simulator whose frontend is Pin [38]....
[...]
3,840 citations
"A scalable processing-in-memory acc..." refers methods in this paper
...Our comprehensive evaluations using five state-of-the-art graph processing workloads with large real-world graphs show that the proposed architecture improves average system performance by a factor of ten and achieves 87% average energy reduction over conventional systems....
[...]
...It also includes two hardware prefetchers specialized for memory access patterns of graph processing, which operate based on the hints provided by our programming model....
[...]