Considerations for Ultimate CMOS Scaling
Reads0
Chats0
TLDR
Transistor architectures such as extremely thin silicon-on-insulator and FinFET (and related architecture such as TriGate, Omega-FET, Pi-Gate), as well as nanowire device architectures, are compared and contrasted.Abstract:
This review paper explores considerations for ultimate CMOS transistor scaling Transistor architectures such as extremely thin silicon-on-insulator and FinFET (and related architectures such as TriGate, Omega-FET, Pi-Gate), as well as nanowire device architectures, are compared and contrasted Key technology challenges (such as advanced gate stacks, mobility, resistance, and capacitance) shared by all of the architectures will be discussed in relation to recent research resultsread more
Citations
More filters
Journal ArticleDOI
A brief review of atomic layer deposition: from fundamentals to applications
TL;DR: Atomic layer deposition (ALD) is a vapor phase technique capable of producing thin films of a variety of materials as discussed by the authors, including metal oxides such as Zn1−xSnxOy, ZrO2, Y2O3, and Pt.
Journal ArticleDOI
Plasma etching: Yesterday, today, and tomorrow
Vincent M. Donnelly,A. Kornblit +1 more
TL;DR: The field of plasma etching is reviewed in this paper, where basic principles related to plasma etch such as evaporation rates and Langmuir-Hinshelwood adsorption are introduced.
Journal ArticleDOI
Scalable energy-efficient magnetoelectric spin-orbit logic.
Sasikanth Manipatruni,Dmitri E. Nikonov,Lin Chia-Ching,Gosavi Tanay,Huichu Liu,Bhagwati Prasad,Yen Lin Huang,Yen Lin Huang,Everton Bonturim,Ramamoorthy Ramesh,Ramamoorthy Ramesh,Ian A. Young +11 more
TL;DR: A scalable spintronic logic device operating via spin–orbit transduction and magnetoelectric switching and using advanced quantum materials shows non-volatility and improved performance and energy efficiency compared with CMOS devices.
Journal ArticleDOI
The End of Moore's Law: A New Beginning for Information Technology
TL;DR: The "end of Moore's law" as discussed by the authors has been widely recognized as a major barrier to further miniaturization of semiconductor technology. But the field effect transistor is approaching some physical limits, and the associated rising costs and reduced return on investment appear to be slowing the pace of development.
Journal ArticleDOI
Brain-inspired computing with resistive switching memory (RRAM): Devices, synapses and neural networks
TL;DR: First, RRAM devices with improved window and reliability thanks to SiO x dielectric layer are discussed, then, the application of RRAM in neuromorphic computing are addressed, presenting hybrid synapses capable of spike-timing dependent plasticity (STDP).
References
More filters
Book
Operation and modeling of the MOS transistor
TL;DR: In this article, the MOS transistors with ION-IMPLANTED CHANNELS were used for CIRCUIT SIMULATION in a two-and three-tier MOS structure.
Journal ArticleDOI
Nanometre-scale electronics with III–V compound semiconductors
TL;DR: In this article, the electron transport properties of group III-V compound semiconductors have been used for the development of the first nanometre-scale logic transistors, which is the first step towards the first IC transistors.
Proceedings ArticleDOI
A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging
Kaizad Mistry,C. Allen,C. Auth,B. Beattie,Daniel B. Bergstrom,M. Bost,M. Brazier,M. Buehler,Annalisa Cappellani,R. Chau,C. H. Choi,G. Ding,K. Fischer,Tahir Ghani,R. Grover,W. Han,D. Hanken,M. Hattendorf,J. He,J. Hicks,R. Huessner,D. Ingerly,Pulkit Jain,R. James,L. Jong,Subhash M. Joshi,C. Kenyon,K. Kuhn,K. Lee,Huichu Liu,J. Maiz,B. Mclntyre,P. Moon,J. Neirynck,S. Pae,C. Parker,D. Parsons,Chetan Prasad,L. Pipes,M. Prince,Pushkar Ranade,T. Reynolds,J. Sandford,Lucian Shifren,J. Sebastian,J. Seiple,D. Simon,Swaminathan Sivakumar,Pete Smith,C. Thomas,T. Troeger,P. Vandervoorn,S. Williams,K. Zawadzki +53 more
TL;DR: In this paper, a 45 nm logic technology is described that for the first time incorporates high-k + metal gate transistors in a high volume manufacturing process, resulting in the highest drive currents yet reported for NMOS and PMOS.
Journal ArticleDOI
Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors
TL;DR: In the current generation of transistors, the transistor dimensions have shrunk to such an extent that the electrical characteristics of the device can be markedly degraded, making it unlikely that the exponential decrease in transistor size can continue.
Journal ArticleDOI
Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high-κ insulator: The role of remote phonon scattering
TL;DR: In this paper, the dispersion of the interfacial coupled phonon-plasmon modes, their electron-scattering strength, and their effect on the electron mobility for Si-gate structures were investigated.