Constructing Online Testable Circuits Using Reversible Logic
Citations
130 citations
54 citations
Additional excerpts
...Even if they can be identified, the extra circuitry for their identification will delay the normal inputs by several clock cycles before they can be consumed by the crypto module....
[...]
42 citations
29 citations
28 citations
Cites background from "Constructing Online Testable Circui..."
...Over the last two decades, reversible circuitry gained remarkable interests in the field of DNA-technology [4], nano-technology [5], optical computing [6], program debugging and testing [7], quantum dot cellular automata [8], discrete event simulation [9] and in the development of highly efficient…...
[...]
...Actually, a constant complexity is assumed for each basic operation of the circuit, such as, α for Ex-OR, β for AND, γ for NOT etc....
[...]
...Hardware of digital communication systems relies heavily on decoders as it retrieve information from the coded output....
[...]
References
75 citations
"Constructing Online Testable Circui..." refers methods in this paper
...The construction of latches and flip-flops using reversible gates is described in [23] and [ 32 ]....
[...]
71 citations
"Constructing Online Testable Circui..." refers methods in this paper
...In this paper, the RERL technique described in [34] is employed for constructing the TABLE III SIMULATION RESULTS FOR THE URG SHOWN IN FIG....
[...]
58 citations
"Constructing Online Testable Circui..." refers background in this paper
...(CRL) [16], split-level CRL [17], reversible energy recovery logic (RERL) [18], [19], and NMOS RERL (nRERL) [20]....
[...]
53 citations
"Constructing Online Testable Circui..." refers background or methods in this paper
...A detailed elaborate list of reversible gates reported in the literature is presented in [12]....
[...]
...A similar attempt is reported in [12], which does not realize the minimal functionally complete functions [31], namely, NAND and NOR....
[...]
...A URG, which is shown to be advantageous for synthesizing multivalued reversible logic [12], was presented....
[...]
...1(c)], the Kerntopf gate [12], and the Margolus gate [15]....
[...]
44 citations