scispace - formally typeset
Search or ask a question
Proceedings ArticleDOI

Data acquisition board with optical gigabit interface

04 Jun 2005-pp 158-160
TL;DR: The precision vertex tracker, based on the technology of active CMOS pixel sensors, is a proposed addition to the tracking system of the STAR experiment and the data transfer is discussed in details, including the concept, the protocol and data transfer rates.
Abstract: The precision vertex tracker, based on the technology of active CMOS pixel sensors, is a proposed addition to the tracking system of the STAR experiment. The proposed tracker consists of two cylindrical layers formed by 24 ladders. Each ladder contains a row of 10 monolithic CMOS detector chips and each chip has a 640*640 array of 30 micron square pixels. The total number of pixels is 0.98 _ 108. The mission critical tasks for this detector are data reduction and data transfer. Different approaches to implementation of the data acquisition system (DAQ) are under consideration. The approach discussed in this paper is to use commercially available components, like FPGAs, on the detector side and commercial Ethernet modules on the host computer side. A prototype DAQ board has been designed, manufactured and is in use for system development and testing. In this paper, the data transfer is discussed in details, including the concept, the protocol and data transfer rates
Citations
More filters
Proceedings ArticleDOI
25 Jun 2010
TL;DR: A high speed image acquisition system which overcomes application limitations by allowing cameras to send imaging data over Gigabit Ethernet, and converts imaging data from a camera to IP packets based on UDP protocol, and sends it to PCs over inexpensive Cat-5 copper LAN cable.
Abstract: The applications based on traditional digital cameras have been limited by distance, cost and networking. Gigabit Ethernet is a data transmission standard based on the IEEE 802.3 protocol, brings several benefits to image transmission. In this paper, we compare the main features of Gigabit Ethernet and traditional digital camera interfaces. And, we design a high speed image acquisition system which overcomes these application limitations by allowing cameras to send imaging data over Gigabit Ethernet. In this system, we design a highly efficient, bidirectional conversion device based on FPGA, converts imaging data from a camera to IP packets based on UDP protocol, and sends it to PCs over inexpensive Cat-5 copper LAN cable. At the PC, the Cat-5 cable plugs into a standard Gigabit Ethernet NIC(network interface card), eliminating the need for a frame grabber. An communications application software is used to acquire the network data, construct and display the image. A simple and efficient acknowledge and resend mechanism was used to guarantee packet delivery. The system architecture and the communication protocol are discussed in details, the experiment and results are presented in this paper.

5 citations

01 Jan 2005
TL;DR: This paper will summarize and highlight the key presentations of the Real Time conference where they are interesting for the ICALEPCS community and cover topics such as “system architecture”, “front-end signal processing’,” “trigge r and data acquisition“,“online databases” and “online processing farms”.
Abstract: Bi-annually, the Nuclear and Plasma Sciences Society of IEEE sponsors the Real Time conference. At this conference it is mostly physicists that pr esent their developments around the online systems in these fields. These presentations are focused mainly on real-time applications but nevertheless the whole range of control systems for detectors is covered, which is similar to the ICALEPCS conference. Even though the topics covered are quite si milar the participants tend to be different with only a few people attending both events. Therefore, this paper will summarize and highlight the key presentations of the Real Time conference where they are interesting for th e ICALEPCS community. Such topics are “system architecture”, “front-end signal processing”, “trigge r and data acquisition”, “online databases”, and “online processing farms”.

1 citations

Proceedings ArticleDOI
Guo-long Liang1, Xin He1, Zhonghui Wei1, He Jiawei1, Lai-gang Zhang1 
09 Jul 2010
TL;DR: In order to increase the transmission distance and reduce noise effectively, a communication system with the optical fiber interface is developed and can achieve the maximum transfer rate when running in the DMA mode.
Abstract: In order to increase the transmission distance and reduce noise effectively, a communication system with the optical fiber interface is developed in this paper. In the system, the PCI bus is adopted as the connection bus between the underlying optical fiber transceiver module circuitry and host computer using the WDM driver. The FPGA is the core logic of the whole system, responsible for data transmission and timing logic control. The module structure and the design method of the PCI bus, the principle and the design of optical interface module and the bottom-driven development are described in this paper. The experiment results show that the system has basically meet requirement targets. It can achieve the maximum transfer rate of 40MBps when running in the DMA mode. With long transmission distance, strong anti-interference and high scalability, this system has stable and reliable performance.

1 citations

References
More filters
Journal ArticleDOI
TL;DR: The STAR Data Acquisition System (DAQ) as discussed by the authors combines custom VME-based receiver electronics with off-the-shelf computers in a parallel architecture interconnected with a Myrinet network.
Abstract: We describe the STAR Data Acquisition System. STAR is one of four experiments commissioned at the Relativistic Heavy Ion Collider (RHIC) at BNL in 1999 and 2000. DAQ combines custom VME-based receiver electronics with off-the-shelf computers in a parallel architecture interconnected with a Myrinet network. Events of size 80 MB are processed at input rates up to 100 Hz . Events are reduced to 10 MB by zero suppression performed in hardware using custom-designed ASICs. A Level 3 Trigger reconstructs tracks in real time and provides a physics-based filter to further reduce the sustained output data rate to ∼30 MB / s . Built events are sent via Gigabit Ethernet to the RHIC Computing Facility and stored to tape using HPSS.

31 citations


"Data acquisition board with optical..." refers background in this paper

  • ...front end DAQ boards and central STAR DAQ system [2] is or-...

    [...]