Design of robust digital controller for interleave PFC boost converter with DC-DC converter load
Citations
2 citations
Cites background from "Design of robust digital controller..."
...Likewise, power pulses drawn from the input capacitor are staggered, reducing current ripple requirements, increased overall boost, Greater operating voltage range, Smoother input and output currents due to interleaving, longer life of source/supply due to interleaving[9]-[12]....
[...]
...[12] Yuji Fukaishi, KohjiHigachi ,HiroyokiFuruya, YakiSatake, “Design of Robust Digital controller for Interleave PFC Boost Converter with DC-DC converter load” 978-1-4673-56961/12/2012 IEEE....
[...]
1 citations
1 citations
Cites background from "Design of robust digital controller..."
...Other IBCs are developed with the use of current source driver (CSD) and Digital Signal Processor (DSP) (e Silva et al., 2015; Fukaishi et al., 2012; Zhange et al., 2015)....
[...]
Cites background from "Design of robust digital controller..."
...[11] Yuji Fukaishi, KohjiHigachi ,HiroyokiFuruya, YakiSatake, “Design of Robust Digital controller for Interleave PFC Boost Converter with DC-DC converter load” 978-1-4673-56961/12/2012 IEEE....
[...]
References
25 citations
"Design of robust digital controller..." refers methods in this paper
...An approximate 2-degree-offreedom (A2DOF) method [1] is applied to the interleave PFC boost converter with a DC-DC buck converter load....
[...]
8 citations