Design of very low-voltages and high-performance CMOS gate-driven operational amplifier
Reads0
Chats0
TLDR
The comparisons of simulation results at 1V and 0.814V power supplies’ voltages of the very LVs CMOS GD Op-Amp circuit demonstrate that the circuit functions with perfect performance specifications, and it is suitable for many considerable applications intended for very low-voltages CMOS Op- amp circuits.Abstract:
This paper presents the description and analysis of the design and HSPICE-based simulation results of very low-voltages (LVs) power supplies and high-performance specifications CMOS gate-driven (GD) operational amplifier (Op-Amp) circuit. The very LVs CMOS GD Op-Amp circuit designed using 90nm CMOS technology parameters and the folded cascode (FC) technique employed in the differential input stage. The HSPICE simulation results demonstrate that the overall gain is 73.1dB, the unity gain bandwidth is 14.9MHz, the phase margin is , the total power dissipation is 0.91mW, the output voltage swing is from 0.95V to 1V, the common-mode rejection ratio is dB, the equivalent input-referred noise voltage is 50.94 at 1MHz, the positive slew rate is 11.37 , the negative slew rate is 11.39 , the settling time is 137 , the positive power-supply rejection ratio is 74.2dB, and the negative power-supply rejection ratio is 80.1dB. The comparisons of simulation results at 1V and 0.814V power supplies’ voltages of the very LVs CMOS GD Op-Amp circuit demonstrate that the circuit functions with perfect performance specifications, and it is suitable for many considerable applications intended for very LVs CMOS Op-Amp circuits.read more
Citations
More filters
Journal ArticleDOI
Evaluation of electrical load estimation in Diyala governorate (Baaquba city) based on fuzzy inference system
TL;DR: This paper proposes electrical load estimation method based on fuzzy inference system which gives accurate results for estimated loads in Iraq which can assist the electrical generation and distribution system that depends on important parameters (temperature, humidity and the speed of the wind).
Journal Article
Design Techniques for Low-Voltage Analog Integrated Circuits
TL;DR: In this article, five types of lowvoltage design techniques suitable for analog circuits are briefly described, and their advantages and disadvantages are compared, and applications of these techniques are dealt with in general.
Journal ArticleDOI
Accurate leakage current models for MOSFET nanoscale devices
TL;DR: In this paper, a closed form of MOSFET transistor's leakage mechanism was investigated in the sub-100nm-paradigm with the incorporation of drain-induced barrier lowering (DIBL), gate-induced drain lowering (GIDL), and body effect (m) on sub-threshold leakage.
Proceedings ArticleDOI
Design & Simulation of a High Frequency Rectifier Using Operational Amplifier
TL;DR: In this article , a high frequency rectifier was designed, which consists of two amplifier operations with some passive components for signals of different frequencies: 10 kHz, 100 kHz, 1 MHz, 2 MHz, 3 MHz, and 5 MHz.
References
More filters
Book
CMOS Analog Circuit Design
TL;DR: In this article, the authors present a simple MOS LARGE-SIGNAL MODEL (SPICE Level 1) and a small-signal model for the MOS TRANSISTOR.
Journal ArticleDOI
Low voltage analog circuit design techniques
TL;DR: In this paper, some of the issues facing analog designers in implementing low voltage circuits are discussed, and possible low voltage design techniques are examined, along with their merits and demerits.
Journal ArticleDOI
Low-Voltage Super class AB CMOS OTA cells with very high slew rate and power efficiency
TL;DR: In this paper, a simple technique to achieve lowvoltage power-efficient class AB operational transconductance amplifiers (OTAs) is presented, which is based on the combination of class AB differential input stages and local commonmode feedback (LCMFB) which provides additional dynamic current boosting, increased gain-bandwidth product (GBW), and near-optimal current efficiency.
Journal ArticleDOI
Compact low-voltage power-efficient operational amplifier cells for VLSI
TL;DR: In this article, the authors describe a rail-to-rail class-AB output stage with folded mesh feedback control that combines power efficiency with operation down to 1.8 V and allows sufficient gain in a compact two-stage topology.
Journal Article
A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design
TL;DR: In this paper, the operation principle, the advantages and disadvantages of each of these techniques, enabling circuit designers to choose the proper design technique based on application requirements, is presented, and three operational transconductance amplifiers (OTA) based on these non-conventional tech- niques are presented, the voltage supply is only ± 0.4 V and the power consumption is 23.5 μW.