Designing pipeline FFT processor for OFDM (de)modulation
Citations
220 citations
Cites background or methods from "Designing pipeline FFT processor fo..."
...In order to implement radix-8 FFT algorithm more efficiently, using the radix- FFT algorithm proposed by He and Torkelson [3], we further decompose the butterfly of the radix-8 FFT algorithm into three steps and apply the radix-2 index map to the radix-8 butterfly....
[...]
...Various FFT architectures, such as single-memory architecture, dual-memory architecture [2], pipelined architecture [3], array architecture [4], and cached-memory architecture [5], have been proposed in the last three decades....
[...]
...2(a) and (b), respectively [3]....
[...]
163 citations
Cites methods from "Designing pipeline FFT processor fo..."
...We consider the example of a 64-point radix-2 FFT algorithm [28]....
[...]
...In this paper, we propose several novel parallel-pipelined architectures for the computation of RFFT based on radix- [4] and radix- algorithms [28]....
[...]
158 citations
Cites background or methods from "Designing pipeline FFT processor fo..."
...multiplicative complexity for several classical and new implementations [6], [9]–[13]....
[...]
...has been reduced to only, the hardware requirement is more than twice as large as those of the other radix-4 FFT implementations proposed in [6], [10], and [11]....
[...]
...denote the first one proposed in [6] as R2 SDFI and the second one proposed in this work as R2 SDFII....
[...]
...chitecture, and the other one is delay-feedback (DF) architecture [6], as shown in Fig....
[...]
...To further reduce the computational complexity, radix-4, split-radix [5], radix-2 [6], radix-2/4/8 [7], and higher radix versions have been proposed....
[...]
143 citations
Cites background or methods from "Designing pipeline FFT processor fo..."
...One is multipath delay commutator (MDC) and the other is single-path delay feedback (SDF) [3]....
[...]
...[2], pipelined architecture [3], array architecture [4], and cached-memory architecture [5], have been proposed....
[...]
...In order to implement a radix-8 FFT algorithm more efficiently, using the radix- FFT algorithm [3], we further decompose the butterfly of radix-8 FFT algorithm into three steps and apply the radix-2 index map to the radix-8 butterfly....
[...]
131 citations
Cites methods from "Designing pipeline FFT processor fo..."
...Among the various pipelined FFT architectures, the single-path delay feedback (SDF) approach based on the radix-2 algorithm [9] is frequently used for its low cost and high efficiency....
[...]
References
3,249 citations
2,627 citations
2,507 citations
1,164 citations