scispace - formally typeset
Journal ArticleDOI

Effect of preoxidation treatment on the I-V and C-V characteristics of Si/SiO2/Al MIS diodes

Reads0
Chats0
TLDR
In this article, the I-V and C-V characteristics of MIS diodes fabricated on silicon surfaces treated with 5% HF were investigated and it was observed that the ideality factor n = 1.25, density of interface states Dit = 9 × 1011/ cm-2 eV-1, effective barrier height Vb = 0.74 V, open-circuit voltage Voc =0.28 V, and density of fixed oxide charges Q 0~1011 cm 2 of 5%HF treated dioded are lower than those of untreated devices
Abstract
Our earlier XPS and UPS studies have shown that etching a silicon surface with 5% HF concentration produces a stable surface with minimum contamination and low density of surface states. This has prompted us to study the I-V and C-V characteristics of MIS diodes fabricated on silicon surfaces treated with 5% HF. Tunnel oxides of ~20 A are grown on p-type (100) surfaces by a high-pressure (2 atm) and low-temperature (250 °C) method. Aluminum dots are vacuum evaporated through metal masks onto the oxide to fabricate MIS diodes. For photovoltaic measurements the gate electrode is made semitransparent by reducing its thickness to ~120 A. From the variable-illumination current-voltage characteristics it is observed that the ideality factor n = 1.25, density of interface states Dit = 9 × 1011/ cm-2 eV-1, effective barrier height Vb = 0.74 V, open-circuit voltage Voc = 0.28 V and density of fixed oxide charges Q0~1011 cm-2 of 5% HF treated diodes are lower than those of untreated devices where n = 1.54, Dit = 2 × 1012 cm-2 eV-1, Vb = 0.78 V, Voc = 0.42 V and Q0~1012 cm-2. This is attributed to the removal of the native oxide and passivation of silicon dangling bonds by HF treatment. C-V characteristics of the MIS diodes also confirmed the reduction in barrier height on HF treatment. An increase in negative charges with increasing HF concentration, possibly due to excess of fluorine ions which may be responsible for the reduction in barrier height, is found in the interfacial layer.

read more

References
More filters
Journal ArticleDOI

Studies of tunnel MOS diodes, I. Interface effects in silicon Schottky diodes

TL;DR: In this paper, a theoretical and experimental study has been made of silicon Schottky diodes in which the metal and semiconductor are separated by a thin interfacial film.
Journal ArticleDOI

The formation of hydrogen passivated silicon single‐crystal surfaces using ultraviolet cleaning and HF etching

TL;DR: In this paper, the clean surface of a silicon single crystal was prepared with ultraviolet cleaning followed by HF dipping with low concentration HF obtained by dilution by organic free ultrapure water, at room temperature under the atmospheric condition.
Journal ArticleDOI

The role of the interfacial layer in metal−semiconductor solar cells

TL;DR: In this article, it is shown that the interfacial layer can enhance performance, and an outline for optimizing that enhancement is presented, assuming n−type semiconductor material; however, the conclusions are equally valid for structures using p−type material.
Journal ArticleDOI

Rapid thermal processing of thin gate dielectrics. Oxidation of silicon

TL;DR: In this paper, a new rapid process for the growth of thin thermal oxide films on crystalline silicon is described, which is performed in a controlled oxygen ambient with the heating provided by tungsten-halogen lamps.
Related Papers (5)