scispace - formally typeset
Open AccessJournal ArticleDOI

Evaluating architecture impact on system energy efficiency

Reads0
Chats0
TLDR
It is argued it is the exact time to conduct an in-depth evaluation of the existing architecture designs to understand their impact on system energy efficiency and Turbo Boost is effective to accelerate the workload execution and further preserve the energy.
Abstract
As the energy consumption has been surging in an unsustainable way, it is important to understand the impact of existing architecture designs from energy efficiency perspective, which is especially valuable for High Performance Computing (HPC) and datacenter environment hosting tens of thousands of servers. One obstacle hindering the advance of comprehensive evaluation on energy efficiency is the deficient power measuring approach. Most of the energy study relies on either external power meters or power models, both of these two methods contain intrinsic drawbacks in their practical adoption and measuring accuracy. Fortunately, the advent of Intel Running Average Power Limit (RAPL) interfaces has promoted the power measurement ability into next level, with higher accuracy and finer time resolution. Therefore, we argue it is the exact time to conduct an in-depth evaluation of the existing architecture designs to understand their impact on system energy efficiency. In this paper, we leverage representative benchmark suites including serial and parallel workloads from diverse domains to evaluate the architecture features such as Non Uniform Memory Access (NUMA), Simultaneous Multithreading (SMT) and Turbo Boost. The energy is tracked at subcomponent level such as Central Processing Unit (CPU) cores, uncore components and Dynamic Random-Access Memory (DRAM) through exploiting the power measurement ability exposed by RAPL. The experiments reveal non-intuitive results: 1) the mismatch between local compute and remote memory node caused by NUMA effect not only generates dramatic power and energy surge but also deteriorates the energy efficiency significantly; 2) for multithreaded application such as the Princeton Application Repository for Shared-Memory Computers (PARSEC), most of the workloads benefit a notable increase of energy efficiency using SMT, with more than 40% decline in average power consumption; 3) Turbo Boost is effective to accelerate the workload execution and further preserve the energy, however it may not be applicable on system with tight power budget.

read more

Content maybe subject to copyright    Report

Citations
More filters
Posted Content

Benchmarking Processor Performance by Multi-Threaded Machine Learning Algorithms.

TL;DR: In this article, a performance comparison of multi-threaded machine learning clustering algorithms is made, and the best performing algorithms concerning the performance efficiency of these algorithms on my system.

A Method for Measuring Energy Consumption in IaaS Cloud

TL;DR: An experimental approach of measuring power consumption as a result of executing application workloads in IaaS cloud, based on Intel’s Running Average Power Limit (RAPL) interface is proposed, which can be used to study the effect of workload consolidation on CPU and I/O performance by varying the number of Virtual Machines (VMs).
Journal ArticleDOI

Modeling, evaluating, and orchestrating heterogeneous environmental leverages for large-scale data center management

TL;DR: In this article , the authors present a new approach for modeling, evaluating, and orchestrating a large set of technological and logistical leverages, which can help cloud providers and data center managers to reduce some of these impacts.
Proceedings ArticleDOI

Boreas: A Cost-Effective Mitigation Method for Advanced Hotspots using Machine Learning and Hardware Telemetry

TL;DR: Boreas as discussed by the authors uses a machine learning model implemented in an on-chip specialized hardware accelerator that leverages micro-architectural performance counters to predict severity with high precision, resulting in effective hotspot mitigation on unseen workloads.
References
More filters
Proceedings ArticleDOI

The PARSEC benchmark suite: characterization and architectural implications

TL;DR: This paper presents and characterizes the Princeton Application Repository for Shared-Memory Computers (PARSEC), a benchmark suite for studies of Chip-Multiprocessors (CMPs), and shows that the benchmark suite covers a wide spectrum of working sets, locality, data sharing, synchronization and off-chip traffic.
Journal ArticleDOI

The Case for Energy-Proportional Computing

TL;DR: Energy-proportional designs would enable large energy savings in servers, potentially doubling their efficiency in real-life use, particularly the memory and disk subsystems.
Journal ArticleDOI

Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks

TL;DR: Eyeriss as mentioned in this paper is an accelerator for state-of-the-art deep convolutional neural networks (CNNs) that optimizes for the energy efficiency of the entire system, including the accelerator chip and off-chip DRAM, by reconfiguring the architecture.
Journal ArticleDOI

SPEC CPU2006 benchmark descriptions

TL;DR: On August 24, 2006, the Standard Performance Evaluation Corporation (SPEC) announced CPU2006, which replaces CPU2000, and the SPEC CPU benchmarks are widely used in both industry and academia.
Journal ArticleDOI

Dark Silicon and the End of Multicore Scaling

TL;DR: A comprehensive study that projects the speedup potential of future multicores and examines the underutilization of integration capacity-dark silicon-is timely and crucial.
Related Papers (5)
Trending Questions (1)
How design impact in energy eficency?

The paper investigates the impact of existing architecture designs, such as NUMA, SMT, and Turbo Boost, on energy efficiency. It evaluates the power consumption of different system components and provides insights into the energy efficiency of each design.