High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters
Citations
15 citations
Cites background or methods from "High-Precision PLL Delay Matrix Wit..."
...Therefore, many previously reported TDCs with long measurement ranges can only post-process data in PCs [35], [37], [41], [42]....
[...]
...Many architectures and methods, including the dual-sampling structure, the Vernier delay line, the multi-phase design, the multi-chain design and the wave-union method, were proposed to overcome process-related limitations improve TDC resolutions [31]–[35]....
[...]
15 citations
10 citations
Cites background from "High-Precision PLL Delay Matrix Wit..."
...Under this perspective, FPGA-based Digital-to-Time Converters (DTCs) [11], Time-to-Digital Converters (TDCs) [12], Digital-to-Analog Converters (DACs) [13]–[17] and Analogto-Digital Converters (ADCs) [18] have extensively been explored in the last years....
[...]
10 citations
8 citations
References
935 citations
724 citations
"High-Precision PLL Delay Matrix Wit..." refers methods in this paper
...D Vernier, as depicted in Fig....
[...]
...D Vernier architecture can be constructed as illustrated in Fig....
[...]
...D Vernier without any feedback loop to control the cell delay always shows worse linearity and rms resolution in either Altera or Xilinx platform....
[...]
...Consequently, digital techniques such as tapped delay lines (TDLs) [9], pulse shrinking delay cell [10], gated ring oscillators [11], and 2-D Vernier [12] are commonly used....
[...]
...D Vernier whose rms resolution and linearity are somewhat degraded....
[...]
325 citations
272 citations
"High-Precision PLL Delay Matrix Wit..." refers methods in this paper
...Consequently, digital techniques such as tapped delay lines (TDLs) [9], pulse shrinking delay cell [10], gated ring oscillators [11], and 2-D Vernier [12] are commonly used....
[...]
233 citations
"High-Precision PLL Delay Matrix Wit..." refers methods in this paper
...Consequently, digital techniques such as tapped delay lines (TDLs) [9], pulse shrinking delay cell [10], gated ring oscillators [11], and 2-D Vernier [12] are commonly used....
[...]