scispace - formally typeset

Journal ArticleDOI

High-speed active-input cascode current mirror

13 Feb 2006-Electronics Letters (IET)-Vol. 42, Iss: 3, pp 128-130

Abstract: A high-speed active-input cascode current mirror is presented. The proposed configuration combines a high output impedance with the high-frequency performance of a source- or emitter-driven active-input topology. Simulation results in a 0.35 μm SiGe BiCMOS are presented to demonstrate the validation of the proposed current mirror. A much higher (about 30 to 40 times) output impedance is achieved, with no degradation in the high-frequency behaviour compared to conventional emitter-driven active-input current mirrors, without increasing the power consumption. The proposed configuration can be applied to both bipolar and CMOS technology.
Topics: Current mirror (71%), Output impedance (61%), BiCMOS (56%), Topology (electrical circuits) (52%), CMOS (51%)
Citations
More filters

Journal ArticleDOI
Slobodan Ðukić1Institutions (1)
Abstract: The full-wave wide-band precision rectifier with modified second type current conveyor (MCCII), realized with the operational amplifier and three current mirrors (CM), is presented in this paper. The model of operational amplifier is adapted in such a way that it is possible to use supply-current sensing in supply rails of operational amplifier with SPICE program. Wilson's realization for current mirrors is used for precise current reproduction in a wide range of the amplitude values as well as frequencies.

6 citations


Proceedings ArticleDOI
Li Cheng1, Ning Yang1, Xiaodi Zhou1, Ming Yan1Institutions (1)
25 Oct 2010
Abstract: A kind of novel CMOS optically coupled isolation amplifier (OCIA) composed of two operational amplifiers (OAs) is present. To improve the linearity and reduce the power consumption, the negative feedback signal is introduced to the input loop through two photoelectric coupled devices. Besides, other improvement actions are taken in this amplifier. Experimental results show that compared with the BiCMOS OCIA, the ±3 dB bandwidth of this amplifier increases about 14 kHz, the power consumption (PD) reduces 5.46 mW, and the gain linearity increases to 5.9×10−5. Its delay-power product is about 25.7 nJ, far lower than that of BiCMOS. So this amplifier is very suitable for high-linearity, low power consumption photoelectric signal processing and intelligent detecting systems.

3 citations


Journal ArticleDOI
TL;DR: Without using linear capacitance, this pipelined current mode analog to digital converter can be implemented in a standard digital CMOS process; thus, it is suitable for applications in the system on one chip (SoC) design as an analogue IP.
Abstract: This paper presents a pipelined current mode analog to digital converter (ADC) designed in a 0.5-μm CMOS process. Adopting the global and local bias scheme, the number of interconnect signal lines is reduced numerously, and the ADC exhibits the advantages of scalability and portability. Without using linear capacitance, this ADC can be implemented in a standard digital CMOS process; thus, it is suitable for applications in the system on one chip (SoC) design as an analogue IP. Simulations show that the proposed current mode ADC can operate in a wide supply range from 3 to 7 V and a wide quantization range from ±64 to ±256 μA. Adopting the histogram testing method, the ADC was tested in a 3.3 V supply voltage/±64 μA quantization range and a 5 V supply voltage/±256 μA quantization range, respectively. The results reveal that this ADC achieves a spurious free dynamic range of 61.46 dB, DNL/INL are −0.005 to +0.027 LSB/–0.1 to +0.2 LSB, respectively, under a 5 V supply voltage with a digital error correction technique.

1 citations


Proceedings ArticleDOI
Zhao Bai-shu1, Mao Chuanwu1, Li Lingwei1, Liuyu Yu1Institutions (1)
10 Oct 2011
TL;DR: The characteristic of current following caused by the combination of complementary Wilson current mirrors is reflected through simulation, with the experimental test circuit aiming at the experimental results of the precision of voltage controlled current source and the characteristic of frequency response.
Abstract: Via the combination of positive and negative Wilson current mirrors, read current flowing into power terminal of voltage follower composed of operational amplifier. Then high-precision voltage controlled current source can be obtained. This paper reflects the characteristic of current following caused by the combination of complementary Wilson current mirrors through simulation, with the experimental test circuit consists of a general Integrated operational amplifier and discrete BJT, aiming at the experimental results of the precision of voltage controlled current source and the characteristic of frequency response. Circuit bandwidth is much better than the unit gain bandwidth of operational amplifier, which shows the dominances of current-mode circuit . When using CB process to implement monolithic integration, the circuit's properties will be better.

1 citations


References
More filters

01 Jan 2000
TL;DR: Low voltage analog circuit design techniques are addressed in this tutorial, with a focus on implementation techniques capable to reduce the power supply requirements.
Abstract: SUMMARY Low voltage (LV) analog circuit design techniques are addressed in this tutorial. In particular, (i) technology considerations; (ii) transistor model capable to provide performance and power tradeoffs; (iii) low voltage implementation techniques capable to reduce the power supply requirements, such as bulk-driven, floating-gate, and self-cascode MOSFETs; (iv) basic LV building blocks; (v) multi-stage frequency compensation topologies; and

213 citations


Journal Article
Abstract: Low voltage (LV) analog circuit design techniques are addressed in this tutorial. In particular, (i) technology considerations; (ii) transistor model capable to provide performance and power tradeoffs; (iii) low voltage implementation techniques capable to reduce the power supply requirements, such as bulk-driven, floating-gate, and self-cascode MOSFETs; (iv) basic LV building blocks; (v) multi-stage frequency compensation topologies; and (vi) fully-differential and fully-balanced systems. key words: analog circuits, amplifiers, transistor model, bulkdriven, floating-gate, self-cascode, NGCC frequency compensation, fully-differential and fully-balanced systems.

211 citations


Journal ArticleDOI
D.G. Nairn1, C.A.T. Salama1Institutions (1)
TL;DR: A current-mode technique for the design of algorithmic analog-to-digital converters (ADCs) allows the necessary voltage swing for a given dynamic range to be reduced while at the same time eliminating the need for large capacitors on which to store the signal.
Abstract: A current-mode technique for the design of algorithmic analog-to-digital converters (ADCs) is presented. The current-mode technique allows the necessary voltage swing for a given dynamic range to be reduced while at the same time eliminating the need for large capacitors on which to store the signal. Consequently, the resulting ADCs can be made very small and yet still capable of providing high sampling rates. The advantages and disadvantages of different current mirror structures for use in ADCs are discussed. Experimental results for ADCs fabricated using a 3- mu m CMOS process are reported, including an 8-b ADC which displayed a sampling rate of 500 kHz and a total circuit area of under 0.75 mm/sup 2/. >

163 citations


Journal ArticleDOI
Abstract: A continuous-time current mirror circuit is presented that combines an active input and a regulated cascode output. The current mirror offers a high accuracy over an operating current range higher than previous structures. Results are demonstrated through Hspice nominal and Monte Carlo simulations. >

82 citations


Journal ArticleDOI
Abstract: In low power current mode signal processing circuits it is often necessary to use current mirrors to replicate and amplify/attenuate current signals and clamp the voltage of nodes with high parasitic capacitances so that the smallest currents do not introduce unacceptable delays. The use of tunable active-input current mirrors would meet both requirements. In conventional active-input current mirrors, stability compensation is required. Furthermore, once stabilized, the input current cannot be made arbitrarily small. In this paper we introduce two new active-input current mirrors that clamp their input node to a given voltage. One of them does not require compensation, while the other may under some circumstances. However, for both, the input current may take any value. The mirrors can operate with their transistors biased in strong inversion, weak inversion, or even as CMOS compatible lateral bipolar devices. If it is biased in weak inversion or as lateral bipolars, the current mirror gain can be tuned over a very wide range. According to the experimental measurements provided in this paper, the input current may spawn beyond nine decades and the current mirror gain can be tuned over 11 decades. As an application example, a sinusoidal g/sub m/-C-based VCO has been fabricated, whose oscillation frequency could be tuned for over seven decades, between 73 mHz and 1 MHz.

53 citations


Network Information
Related Papers (5)
Performance
Metrics
No. of citations received by the Paper in previous years
YearCitations
20111
20101
20091
20071