Proceedings ArticleDOI
New encoding scheme for high-speed flash ADC's
F. Kaess,R. Kanan,B. Hochet,Michel Declercq +3 more
- Vol. 1, pp 5-8
Reads0
Chats0
TLDR
A new encoding scheme for high-speed flash analog to digital converters using a Wallace tree provides a global error filtering and its regular topology optimises the signal propagation.Abstract:
A new encoding scheme for high-speed flash analog to digital converters using a Wallace tree is described. It provides a global error filtering and its regular topology optimises the signal propagation. Its application to a 5-bit 1.4-GHz Gallium Arsenide analog-to-digital converter is described.read more
Citations
More filters
Patent
Method and system for antenna interference cancellation
TL;DR: In this paper, a cancellation device can suppress antenna interference by generating an estimate of the interference signal and subtracting the estimate from the interference signals, based on sampling signals on an antenna that generates the interference or on the antenna that receives the interference.
Patent
Method and system for decoding multilevel signals
TL;DR: In this article, a multilevel optical receiver (150) can comprise a plurality of comparators (405) that generally correspond with the number of levels in a multi-level data stream.
Journal ArticleDOI
A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-/spl mu/m CMOS
K. Uyttenhove,Michel Steyaert +1 more
TL;DR: The design and optimization of a high-speed low-voltage CMOS flash analog-to-digital converter (ADC) are presented and an extensive description of the implemented digital error correction technique is described.
Proceedings Article
Digitally synthesized stochastic flash ADC using only standard digital cells
TL;DR: An ADC is synthesized entirely from Verilog code in 90nm digital CMOS using a standard digital cell library and an implicitly aligned three-section piecewise-linear inverse Gaussian CDF function on chip linearizes the output.
Patent
Method and system for crosstalk cancellation
TL;DR: In this article, a crosstalk cancellation device can include a controller that monitors crossstalk-compensated communication signals and adjusts the model to enhance the cancellation performance.
References
More filters
Journal ArticleDOI
A Suggestion for a Fast Multiplier
TL;DR: A design is developed for a multiplier which generates the product of two numbers using purely combinational logic, i.e., in one gating step, using straightforward diode-transistor logic.
Journal ArticleDOI
High-speed CMOS circuit technique
Jiren Yuan,Christer Svensson +1 more
TL;DR: It is shown that clock frequencies in excess of 200 MHz are feasible in a 3- mu m CMOS process, and a precharge technique with a true single-phase clock, which increases the clock frequency and reduces the skew problems, is used.
Journal ArticleDOI
The behaviour of flip-flops used as synchronizers and prediction of their failure rate
TL;DR: It is shown first, theoretically as well as experimentally, that the average rate of system failures, due to the occurrence of metastable states (MSSs), is independent of circuit noise.
Journal ArticleDOI
A 400-MHz input flash converter with error correction
TL;DR: An 8-b, 200-megasample/s flash converter with 400-MHz analog bandwidth and error correction circuitry is described, and measured frequency and error rate performance are examined.
Journal ArticleDOI
A dual 4-bit 2-Gs/s full Nyquist analog-to-digital converter using a 70-ps silicon bipolar technology with borosenic-poly process and coupling-base implant
TL;DR: In this paper, a dual 4-b ADC with Nyquist operation to 2 gigasamples/second (Gs/s) and -29dBc distortion at 1 GHz is presented.