Nonlinear modeling and analysis of buck converter using volterra series
01 Dec 2017-pp 222-226
TL;DR: Harmonic distortion associated with a 12 V to 1.2 V open-loop buck converter (designed in the BCD 180 nm technology of STMicroelectronics) has been analyzed and the nonlinear behavior of a buck converter has been modeled using Volterra series for expected power supply ripples of 50 Hz.
Abstract: The presence of harmonic components in a power delivery network affects the performance of the high-speed systems. In this paper, harmonic distortion associated with a 12 V to 1.2 V open-loop buck converter (designed in the BCD 180 nm technology of STMicroelectronics) has been analyzed. The nonlinear behavior of a buck converter has been modeled using Volterra series for expected power supply ripples of 50 Hz. The analysis has been compared with simulation results and shows 5 %, 1 % and 7 % of mean relative error. The difference between the analytical and the simulation results for IP 2h and IP3 h are 2.7 dB and 3 dB, respectively.
Citations
More filters
TL;DR: The primary focus of this paper is to discuss the modeling of jitter caused by power supply noise (PSN), named power supply induced jitter (PSIJ).
Abstract: The primary focus of this paper is to discuss the modeling of jitter caused by power supply noise (PSN), named power supply induced jitter (PSIJ). A holistic discussion is presented from the basics of power delivery networks to PSN and eventually to the modeling of PSIJ. The in-depth details and a review of several methodologies available in the literature for the estimation of PSIJ are presented.
45 citations
TL;DR: This work presents a robust hierarchical evolutionary technique which employs a heuristic initialization and provides robustness against noise in the Volterra series and improves on the computational complexity of existing methods without harming the identification accuracy.
17 citations
01 Dec 2018
TL;DR: A close matching is seen between the results obtained by proposed and conventional methods with a significant speedup reported.
Abstract: A nonlinear analysis of a DC-DC buck converter is presented in context of its harmonics in a power delivery network (PDN). The closed-form relationships of the harmonic distortions associated with the DC-DC buck converter are derived by Volterra series to estimate the effects in a practical environment using S-parameters. For the validation of the proposed method, the buck converter is designed in a 180 nm LDMOS technology and three test cases are considered by using three different practical PDNs. A close matching is seen between the results obtained by proposed and conventional methods with a significant speedup reported.
1 citations
Cites methods from "Nonlinear modeling and analysis of ..."
...Volterra series based methods are particularly very useful to define the input-output relationship for a weakly nonlinear system [8], [9]....
[...]
...1 shows a commonly used PDN which consists of an open-loop DC-DC buck converter with a board and a package (modeled as S-parameters) [9]....
[...]
...In [9], the closed-form expressions of harmonic distortion quantities for a DC-DC buck converter has been discussed using Volterra series....
[...]
01 Dec 2018
TL;DR: Results show that, Volterra filter can be utilized as an efficient tool for appliance modelling in a supply voltage fluctuating environment and can be extended to achieve the non intrusive load monitoring task.
Abstract: Availability of large quantities of residential electrical consumption data is bringing considerable attention towards load monitoring, load forecasting, load disaggregation and demand response. Load modelling is the first and most essential step in achieving all the above said tasks. Even though many appliance modelling schemes are presented in the literature, no considerably influential work has been done on modelling appliances under voltage fluctuating environment. Motivated by this fact, we present the design and analysis of a Volterra based appliance modelling scheme which can be used in a voltage fluctuating environment. Principles of Volterra filter, least mean square algorithm for Volterra filter coefficient approximation and applicability of Volterra filter for appliance modelling are discussed. Further, a case study is presented to validate and identify the performance of the model using a data set obtained from a real household. Obtained results show that, Volterra filter can be utilized as an efficient tool for appliance modelling in a supply voltage fluctuating environment. Finally, how Volterra filter modelling can be extended to achieve the non intrusive load monitoring task is discussed.
1 citations
Cites background or methods from "Nonlinear modeling and analysis of ..."
...buck converters [10] and for for acoustic echo cancellation [11], [12]....
[...]
...Performance of a system modelled using Volterra filter is quantified using statistical parameters such as root mean square error (RMSE) and the mean absolute percentage error (MAPE) [8], [10]....
[...]
TL;DR: In this paper , a relationship between duty cycle and power supply noise (PSN) for a feedback control circuit of a dc-dc buck converter is presented, based on the derived relation, the closed-form expressions of the harmonics quantities for the DC buck converter and power delivery network (PDN) are developed.
Abstract: This article presents a novel relationship between the duty cycle and power supply noise (PSN) for a feedback control circuit of a dc–dc buck converter. The derived relation is equally valid for the other high-speed circuits. Based on the derived relation, the closed-form expressions of the harmonics quantities for the dc–dc buck converter (including feedback circuitry) and power delivery network (PDN) are developed. The derived expressions of the distortions include the effect of small variations at the power supply and input dc terminals. A combination of two techniques, the Volterra series and the estimation-by-inspection methods, are used to derive the nonlinear quantities. The estimation-by-inspection method is used to model the feedback circuit, including the effects of PSN. The Volterra series derive the nonlinear quantities of the converter. The analytical results are compared with the simulation results for both the examples (designed in 180-nm LDMOS technology) in terms of mean percentage error (MPE) and computational (CPU) time.
References
More filters
Book•
31 Jul 1997
TL;DR: Converters in Equilibrium, Steady-State Equivalent Circuit Modeling, Losses, and Efficiency, and Power and Harmonics in Nonsinusoidal Systems.
Abstract: Preface. 1. Introduction. I: Converters in Equilibrium. 2. Principles of Steady State Converter Analysis. 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency. 4. Switch Realization. 5. The Discontinuous Conduction Mode. 6. Converter Circuits. II: Converter Dynamics and Control. 7. AC Equivalent Circuit Modeling. 8. Converter Transfer Functions. 9. Controller Design. 10. Input Filter Design. 11. AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode. 12. Current Programmed Control. III: Magnetics. 13. Basic Magnetics Theory. 14. Inductor Design. 15. Transformer Design. IV: Modern Rectifiers and Power System Harmonics. 16. Power and Harmonics in Nonsinusoidal Systems. 17. Line-Commutated Rectifiers. 18. Pulse-Width Modulated Rectifiers. V: Resonant Converters. 19. Resonant Conversion. 20. Soft Switching. Appendices: A. RMS Values of Commonly-Observed Converter Waveforms. B. Simulation of Converters. C. Middlebrook's Extra Element Theorem. D. Magnetics Design Tables. Index.
6,136 citations
"Nonlinear modeling and analysis of ..." refers background in this paper
...The VRMs are known for high conversion efficiency and are widely used to provide a regulated supply voltage to processors, storage devices and programmable devices [5], [6]....
[...]
...The line-to-output open-loop transfer function (Gvg) and the control-to-output open-loop transfer function (Gvd) of a buck converter are defined as [5]:...
[...]
...Generally, the switching frequency (fsw) of buck converter is chosen between 1 KHz–1 MHz on the basis of speed, size, cost and efficiency of the manufacturing devices [5], [6]....
[...]
Book•
01 Jan 1996
TL;DR: In this paper, the authors present a survey of the state-of-the-art in the field of digital integrated circuits, focusing on the following: 1. A Historical Perspective. 2. A CIRCUIT PERSPECTIVE.
Abstract: (NOTE: Each chapter begins with an Introduction and concludes with a Summary, To Probe Further, and Exercises and Design Problems.) I. THE FABRICS. 1. Introduction. A Historical Perspective. Issues in Digital Integrated Circuit Design. Quality Metrics of a Digital Design. 2. The Manufacturing Process. The CMOS Manufacturing Process. Design Rules-The Contract between Designer and Process Engineer. Packaging Integrated Circuits. Perspective-Trends in Process Technology. 3. The Devices. The Diode. The MOS(FET) Transistor. A Word on Process Variations. Perspective: Technology Scaling. 4. The Wire. A First Glance. Interconnect Parameters-Capitance, Resistance, and Inductance. Electrical Wire Models. SPICE Wire Models. Perspective: A Look into the Future. II. A CIRCUIT PERSPECTIVE. 5. The CMOS Inverter. The Static CMOS Inverter-An Intuitive Perspective. Evaluating the Robustness of the CMOS Inverter: The Static Behavior. Performance of CMOS Inverter: The Dynamic Behavior. Power, Energy, and Energy-Delay. Perspective: Technology Scaling and Its Impact on the Inverter Metrics. 6. Designing Combinational Logic Gates in CMOS. Static CMOS Design. Dynamic CMOS Design. How to Choose a Logic Style? Perspective: Gate Design in the Ultra Deep-Submicron Era. 7. Designing Sequential Logic Circuits. Timing Metrics for Sequential Circuits. Classification of Memory Elements. Static Latches and Registers. Dynamic Latches and Registers. Pulse Registers. Sense-Amplifier Based Registers. Pipelining: An Approach to Optimize Sequential Circuits. Non-Bistable Sequential Circuits. Perspective: Choosing a Clocking Strategy. III. A SYSTEM PERSPECTIVE. 8. Implementation Strategies for Digital ICS. From Custom to Semicustom and Structured-Array Design Approaches. Custom Circuit Design. Cell-Based Design Methodology. Array-Based Implementation Approaches. Perspective-The Implementation Platform of the Future. 9. Coping with Interconnect. Capacitive Parasitics. Resistive Parasitics. Inductive Parasitics. Advanced Interconnect Techniques. Perspective: Networks-on-a-Chip. 10. Timing Issues in Digital Circuits. Timing Classification of Digital Systems. Synchronous Design-An In-Depth Perspective. Self-Timed Circuit Design. Synchronizers and Arbiters. Clock Synthesis and Synchronization Using a Phased-Locked Loop. Future Directions and Perspectives. 11. Designing Arithmetic Building Blocks. Datapaths in Digital Processor Architectures. The Adder. The Multiplier. The Shifter. Other Arithmetic Operators. Power and Spped Trade-Offs in Datapath Structures. Perspective: Design as a Trade-off. 12. Designing Memory and Array Structures. The Memory Core. Memory Peripheral Circuitry. Memory Reliability and Yield. Power Dissipation in Memories. Case Studies in Memory Design. Perspective: Semiconductor Memory Trends and Evolutions. Problem Solutions. Index.
2,744 citations
"Nonlinear modeling and analysis of ..." refers background in this paper
...WP and LP refer to the width and length of the PMOS transistor [20]....
[...]
Book•
27 Jan 2005
1,152 citations
Book•
31 Aug 1983
TL;DR: Computer methods for circuit analysis and design, Computer methods forcircumference and design , مرکز فناوری اطلاعات و £1,000,000; اوشاوρزی £1,500,000.
Abstract: Computer methods for circuit analysis and design , Computer methods for circuit analysis and design , مرکز فناوری اطلاعات و اطلاع رسانی کشاورزی
1,144 citations
"Nonlinear modeling and analysis of ..." refers methods in this paper
...Several other iterative methods such as multirate partial differential equations (MPDE) [13], numerical integration method [11] and shooting method [14] may used to solve the boundary value problems for transient analysis....
[...]