scispace - formally typeset
Open AccessDissertation

Personalized Computer Architecture as Contextual Partitioning for Speech Recognition

Reads0
Chats0
TLDR
This investigation investigates the foundation of a computer architecture where processing elements and memory are contextually contextually Contextual Partitioning (CP), the situational handling of inputs, which has the potential to scale nearly linearly with increasing core counts, offering architectures effective with future processor designs.
Abstract
Computing is entering an era of hundreds to thousands of processing elements per chip, yet no known parallelism form scales to that degree. To address this problem, we investigate the foundation of a computer architecture where processing elements and memory are contextually Contextual Partitioning (CP), the situational handling of inputs, employs a method for allocating resources, novel from approaches used in on mutually exclusive parts of a task, as in Thread Level Parallelism, CP assigns different physical components to different versions of the same task, defining versions by contextual distinctions in device usage. Thus, application data is processed differently based on the situation of the user. Further, partitions may be user specific, leading to personalized architectures. Our focus is mobile devices, which are, or can be, personalized to one owner. Our investigation is centered on leveraging CP for accurate and realtime speech recognition on mobile devices, scalable to large vocabularies, a highly desired application for future user interfaces. By contextually partitioning a vocabulary, training partitions as separate acoustic models with SPHINX, we demonstrate a maximum error reduction of 61% compared to a unified approach. CP also allows for systems robust to changes in vocabulary, requiring up to 97% less training when updating old vocabulary entries with new words, and incurring fewer errors from the replacement. Finally, CP has the potential to scale nearly linearly with increasing core counts, offering architectures effective with future processor designs.

read more

Citations
More filters
Proceedings ArticleDOI

Predictable Implementation of Real-Time Applications on Multiprocessor Systems on Chip.

TL;DR: This work presents an approach to worst-case execution time analysis and system scheduling for real-time applications implemented on multiprocessor SoC architectures, and addresses the bus scheduling policy and its optimization, which are of huge importance for the performance of such predictable multip rocessor applications.
Journal Article

A parallel FFT architecture for FPGAs

TL;DR: This paper describes a parallel FFT design suitable for such FPGA implementations that consists of multiple, parallel pipelines with a front end butterfly-like circuit to preprocess the incoming data and distribute it to the parallel pipelines.
Book ChapterDOI

Distributed Computing and the Multicore Revolution

TL;DR: Computer architecture is undergoing a sea-change: very soon, nearly all computers will be "multicore" architectures in which multiple processors reside on a single chip.
Proceedings Article

Multi-layer floorplanning for reconfigurable designs

TL;DR: The proposed floorplanner removes infeasibility in many designs, achieves an improvement of clock period by 12% on average and reduces the place and route time significantly and could be used for finding high-quality floorplans for applications that use partial reconfiguration.
Journal ArticleDOI

Contextual partitioning for speech recognition

TL;DR: This work introduces Contextual partitioning (CP) for speech recognition, specifically targeted at user interfaces in handheld embedded devices, and results in 61% fewer decoding errors, 97% less training for vocabulary changes, near-linear scaling potential with increasing core counts, and up to a potential 90% reduction in power usage.
References
More filters
Journal ArticleDOI

A tutorial on hidden Markov models and selected applications in speech recognition

TL;DR: In this paper, the authors provide an overview of the basic theory of hidden Markov models (HMMs) as originated by L.E. Baum and T. Petrie (1966) and give practical details on methods of implementation of the theory along with a description of selected applications of HMMs to distinct problems in speech recognition.
Book

Computer Architecture, Fifth Edition: A Quantitative Approach

TL;DR: The Fifth Edition of Computer Architecture focuses on this dramatic shift in the ways in which software and technology in the "cloud" are accessed by cell phones, tablets, laptops, and other mobile computing devices.

Computer and Internet Use in the United States: 2003

TL;DR: The presence and use of computers has grown considerably over the past few decades, and nowadays, people use computers for an even wider range of uses including online banking, entertainment, socializing, and accessing health care.
Journal ArticleDOI

Performance evaluation and design trade-offs for network-on-chip interconnect architectures

TL;DR: This paper develops a consistent and meaningful evaluation methodology to compare the performance and characteristics of a variety of NoC architectures and explores design trade-offs that characterize the NoC approach and obtains comparative results for a number of common NoC topologies.
Book

Readings in speech recognition

Alex Waibel, +1 more
TL;DR: This chapter discusses four main approaches to speech recognition: template-based, knowledge-Based, Stochastic, connectionist, and connectionist.