scispace - formally typeset
Search or ask a question
Proceedings ArticleDOI

Phase-shift modulation technique for 5-level packed U-cell (PUC5) inverter

TL;DR: In this paper, a phase shift pulse width modulation (PS-PWM) is designed and implemented on the five level packed U-cell inverter (PUC5) to achieve better harmonic performance.
Abstract: In this paper a phase shift pulse width modulation (PS-PWM) is designed and implemented on the five level packed U-cell inverter (PUC5) to achieve better harmonic performance. Therefore, the PUC5 configuration and switching states are studied in details to design the PS-PWM technique properly in order to maintain the main feature of PUC5 inverter, which is sensor-less voltage balancing of the auxiliary capacitor. Such balanced voltage helps producing five identical voltage levels at the output. Moreover, PS-PWM enhances the performance of voltage balancing at all modulation indexes and makes the dynamic response faster with shorter time constant to reach the steady state reference voltage. Also the other advantages of PS-PWM will be accessible on this type of converter including lower switching losses and harmonic pollution results in using smaller size of harmonic filters in comparison with level sift modulation. Simulation results are demonstrated and discussed to validate the acceptable performance of the designed modulation technique.
Citations
More filters
Journal ArticleDOI
26 Jan 2021
TL;DR: In this article, a general review on the available SDCS-MLI topologies and future trends are discussed and analyzed based on their topologies, number of output voltage levels, the number of active/passive components, advantages/limitations, maturity and industrial applications.
Abstract: Having a reduced number of switches and isolated DC sources yet generating a higher number of voltage levels has been always the challenge when selecting the appropriate Multilevel Inverter (MLI) topology. Nowadays, Single-DC-Source Multilevel Inverter (SDCS-MLI) topologies are being considered as more suitable for many power system applications such as Renewable Energy (RE) conversion systems and electrified transportations compared to the Multiple-DC-Source MLIs (MDCS-MLIs). Moreover, increasing the power rating and minimizing the switching frequency while maintaining reasonable power quality using a SDCS-MLI is an important requirement and a persistent challenge for the industry. Thus, this paper presents a general review on the available SDCS-MLI topologies and future trends. Existing solutions are discussed and analyzed based on their topologies, number of output voltage levels, number of active/passive components, advantages/limitations, maturity, and industrial applications. Furthermore, recommendations for future research and development are suggested in this paper.

81 citations

Journal ArticleDOI
29 May 2020
TL;DR: The proposed ZPUC topology is more appropriate for high-power application modular multilevel converters (MMCs) to increase the voltage levels compared to other topologies and the implemented integrated switching pattern voltage balancing is an advantage of this configuration.
Abstract: Z packed U-cell (ZPUC) converter topology is presented in this paper as a new type of multilevel converter topology that can be operated in a single phase as well as in three-phase configurations while using a single DC source. Since each U-cell includes two switches and one capacitor, in this topology, three U-cells are needed to generate 5 or 7 voltage levels. Moreover, the configuration proposed for the ZPUC is more appropriate for high-power application modular multilevel converters (MMCs) to increase the voltage levels compared to other topologies. Accurate voltage balancing on small-sized auxiliary capacitors is due to integrated modulation strategy without using additional controllers; additionally, the reduction of total harmonic distortion (THD) in AC currents for higher voltage levels is an advantage of this configuration. A full topology sequence of operation and performance analysis of ZPUC based on the 5-L inverter is investigated in Matlab-Simulink and experimentally validated on a 3 kVA prototype. The obtained results illustrate the good dynamic performance of the proposed topology and the implemented integrated switching pattern voltage balancing.

44 citations


Cites methods from "Phase-shift modulation technique fo..."

  • ...In [29], [30] modulation techniques were presented to control PUC5 without any sensors as well....

    [...]

Journal ArticleDOI
TL;DR: Simulation and experimental results are provided to show the high dynamic performance and effectiveness of the Lyapunov-based MPC controller in tracking the output voltage references under grid change and parameters mismatch conditions.
Abstract: This article proposes a Lyapunov-based model predictive control (MPC) design for a dual output multilevel rectifier. The investigated topology, a seven-level packed U-cell (PUC7) converter, is selected based on its high reliability, compactness, and low cost. The proposed controller has the following advantages over the conventional MPC controllers: First, no gain tuning is required; second, easy implementation; and third, reduced number of sensors (the load currents are estimated using the mathematical model of the PUC7 rectifier). Simulation and experimental results are provided to show the high dynamic performance and effectiveness of the Lyapunov-based MPC controller in tracking the output voltage references under grid change and parameters mismatch conditions.

31 citations

Proceedings ArticleDOI
01 Oct 2018
TL;DR: The design of space vector modulation (SVM) technique to control the switches of single phase sensor-less 5-level Packed U-Cell inverter (PUC5) along with voltage balancing at flying capacitor is presented.
Abstract: This paper presents the design of space vector modulation (SVM) technique to control the switches of single phase sensor-less 5-level Packed U-Cell inverter (PUC5) along with voltage balancing at flying capacitor. To generate five equal voltage levels at the output waveform, which results in reducing total harmonic distortion (THD) the switches of PUC5 should be properly triggered. Utilizing SVM technique by tuning the interval time among the state vectors on PUC5 inverter is discussed at this paper for voltage balancing at auxiliary capacitor. Moreover, appropriate patterns of switching states are used in this paper to reduce the switching losses by minimizing the transition from one state to another state. Simulation results by MATLAB Simulink are presented to validate the capability of proposed modulation technique. Furthermore, a comparison between the results of level shift pulsed width modulation technique (LS-PWM) and SVM is carried out to demonstrate the lower power loss of SVM.

17 citations

Proceedings ArticleDOI
01 Jun 2019
TL;DR: The 9-Level Packed U-cell (PUC9) inverter topology offers a low-cost inverter compared to the other similar 9-level inverters due to the reduced number of devices and simple voltage controller.
Abstract: The 9-Level Packed U-cell (PUC9) inverter topology is presented in this paper. It uses eight switches, one DC voltage source and two auxiliary capacitors to generate a 9-level voltage at the output. Obtaining two small size of flying capacitors through proper voltage balancing technique integrated into the modulation unit and without using the complicated external control system that may increase its reliability is the innovation of this article. This topology offers a low-cost inverter compared to the other similar 9-level inverters due to the reduced number of devices and simple voltage controller. PUC9 topology is chosen by trade off between redundancy of states and voltage levels at the output of inverter by selection of suitable proportion of voltage at capacitors than each other and DC source. The stand-alone operation of the PUC9 inverter with implemented voltage balancing technique is investigated through simulation analysis in Matlab-Simulink and results are discussed in details.

17 citations


Cites background or methods from "Phase-shift modulation technique fo..."

  • ...In [14] voltage THD for PUC5 was simulated that is 34%....

    [...]

  • ...However, decreasing the voltage levels leads to reducing power quality due to increasing total harmonic distortion [14-16]....

    [...]

References
More filters
Proceedings ArticleDOI
23 Jun 2003
TL;DR: In this article, a new multilevel converter topology suitable for very high voltage applications, especially network interties in power generation and transmission, is presented, and a suitable structure of the converter-control is proposed.
Abstract: This paper presents a new multilevel converter topology suitable for very high voltage applications, especially network interties in power generation and transmission. The fundamental concept and the applied control scheme is introduced. Simulation results of a 36 MW-network intertie illustrate the efficient operating characteristics. A suitable structure of the converter-control is proposed.

2,806 citations


"Phase-shift modulation technique fo..." refers background in this paper

  • ...For instance, 5- level CHB needs two DC voltage sources as well as eight switches [8-10]....

    [...]

Book
01 Jan 2006
TL;DR: In this article, the authors present a model for high-power switchings with SCR rectifiers and demonstrate how to use SCR Rectifiers to control high power switchings.
Abstract: Preface. Part One Introduction. 1. Introduction. 1.1 Introduction. 1.2 Technical Requirements and Challenges. 1.3 Converter Configurations. 1.4 MV Industrial Drives. 1.5 Summary. References. Appendix. 2. High-Power Semiconductor Devices. 2.1 Introduction. 2.2 High-Power Switching Devices. 2.3 Operation of Series-Connected Devices. 2.4 Summary. References. Part Two Multipulse Diode and SCR Rectifiers. 3. Multipulse Diode Rectifiers. 3.1 Introduction. 3.2 Six-Pulse Diode Rectifier. 3.3 Series-Type Multipulse Diode Rectifiers. 3.4 Separate-Type Multipulse Diode Rectifiers. 3.5 Summary.(c) References. 4. Multipulse SCR Rectifiers. 4.1 Introduction. 4.2 Six-Pulse SCR Rectifier. 4.3 12-Pulse SCR Rectifier. 4.4 18- and 24-Pulse SCR Rectifiers. 4.5 Summary. References. 5. Phase-Shifting Transformers. 5.1 Introduction. 5.2 Y/Z Phase-Shifting Transformers. 5.3 /Z Transformers. 5.4 Harmonic Current Cancellation. 5.5 Summary. Part Three Multilevel Voltage Source Converters. 6. Two-Level Voltage Source Inverter. 6.1 Introduction. 6.2 Sinusoidal PWM. 6.3 Space Vector Modulation. 6.4 Summary. References. 7. Cascaded H-Bridge Multilevel Inverters. 7.1 Introduction. 7.2 H-Bridge Inverter. 7.3 Multilevel Inverter Topologies. 7.4 Carrier Based PWM Schemes. 7.5 Staircase Modulation. 7.6 Summary. References. 8. Diode-Clamped Multilevel Inverters. 8.1 Introduction. 8.2 Three-Level Inverter. 8.3 Space Vector Modulation. 8.4 Neutral-Point Voltage Control. 8.5 Other Space Vector Modulation Algorithms. 8.6 High-Level Diode-Clamped Inverters. 8.7 Summary. References. Appendix. 9. Other Multilevel Voltage Source Inverters. 9.1 Introduction. 9.2 NPC/H-Bridge Inverter. 9.3 Multilevel Flying-Capacitor Inverters. 9.4 Summary. References. Part Four PWM Current Source Converters. 10. PWM Current Source Inverters. 10.1 Introduction. 10.2 PWM Current Source Inverter. 10.3 Space Vector Modulation. 10.4 Parallel Current Source Inverters. 10.5 Load-Commutated Inverter (LCI). 10.6 Summary. References. Appendix. 11. PWM Current Source Rectifiers. 11.1 Introduction. 11.2 Single-Bridge Current Source Rectifier. 11.3 Dual-Bridge Current Source Rectifier. 11.4 Power Factor Control . 11.5 Active Damping Control. 11.6 Summary. References. Appendix. Part Five High-Power AC Drives. 12. Voltage Source Inverter-Fed Drives. 12.1 Introduction. 12.2 Two-Level VBSI-Based MV Drives. 12.3 Neutral-Point Clamped (NPC) Inverter-Fed Drives. 12.4 Multilevel Cascaded H-Bridge (CHB) Inverter-Fed Drives. 12.5 NPC/H-Bridge Inverter-Fed Drives. 12.6 Summary. References. 13. Current Source Inverter-Fed Drives. 13.1 Introduction. 13.2 CSI Drives with PWM Rectifiers. 13.3 Transformerless CSI Drive for Standard AC Motors. 13.4 CSI Drive with Multipulse SCR Rectifier. 13.5 LCI Drives for Synchronous Motors. 13.6 Summary. References. 14. Advanced Drive Control Schemes. 14.1 Introduction. 14.2 Reference Frame Transformation. 14.3 Induction Motor Dynamic Models. 14.4 Principle of Field-Oriented Control (FOC). 14.5 Direct Field-Oriented Control. 14.6 Indirect Field-Oriented Control. 14.7 FOC for CSI-Fed Drives. 14.8 Direct Torque Control. 14.9 Summary. References. Abbreviations. Appendix Projects for Graduate-Level Courses. P. 1 Introduction. P. 2 Sample Project. P. 3 Answers to Sample Project. Index. About the Author.

1,870 citations


"Phase-shift modulation technique fo..." refers background in this paper

  • ...Four and fivelevel NPC is not usually used by the industry due to high number of components and voltage balancing issues [11-13]....

    [...]

Journal ArticleDOI
TL;DR: This paper presents a new E-type module for asymmetrical multilevel inverters (MLIs) with reduced components that makes some preferable features with a better quality than similar modules such as the low number of semiconductors and dc sources and low switching frequency.
Abstract: This paper presents a new E-type module for asymmetrical multilevel inverters (MLIs) with reduced components. Each module produces 13 levels with four unequal dc sources and 10 switches. The design of the proposed module makes some preferable features with a better quality than similar modules such as the low number of semiconductors and dc sources and low switching frequency. Also, this module is able to create a negative level without any additional circuit such as an H-bridge, which causes reduction of voltage stress on switches. Cascade connection of the proposed structure leads to a modular topology with more levels and higher voltages. Selective harmonics elimination pulse width modulation (SHE-PWM) scheme is used to achieve high-quality output voltage with lower harmonics. MATLAB simulations and practical results are presented to validate the proposed module good performance. Module output voltage satisfies harmonics standard (IEEE519) without any filter in output.

268 citations

Journal ArticleDOI
TL;DR: Experimental results obtained in stand-alone and grid-connected operating modes of proposed PUC5 inverter prove the fast response and good dynamic performance of the designed sensor-less voltage control in balancing the dc capacitor voltage at desired level.
Abstract: In this paper, a new mode of operation has been introduced for packed U-cell (PUC) inverter. A sensor-less voltage control based on redundant switching states is designed for the five-level packed U-cell (PUC5) inverter, which is integrated into switching process. The sensor-less voltage control is in charge of fixing the dc capacitor voltage at half of the dc source value results in generating symmetric five-level voltage waveform at the output with low harmonic distortion. The sensor-less voltage regulator reduces the complexity of the control system, which makes the proposed converter appealing for industrial applications. An external current controller has been applied for grid-connected application of the introduced sensor-less PUC5 to inject active and reactive power from inverter to the grid with arbitrary power factor, while the PUC auxiliary dc bus is regulated only by sensor-less controller combined with new switching pattern. Experimental results obtained in stand-alone and grid-connected operating modes of proposed PUC5 inverter prove the fast response and good dynamic performance of the designed sensor-less voltage control in balancing the dc capacitor voltage at desired level.

226 citations

Journal ArticleDOI
TL;DR: In this article, a modified phase-shifted pulse width modulation (PS-PWM) scheme for single-leg five-level flying-capacitor converters is presented, which results in faster voltage balancing over the total duty-ratio range.
Abstract: Flying-capacitor converters (FCCs), like most multilevel converter topologies, require a balancing mechanism of the capacitor voltages. FCCs feature natural voltage balancing when a special modulation technique is used. The classic methods, such as phase-shifted pulse width modulation (PS-PWM), result in very slow balancing for some duty-ratio ranges. Previous work has shown that for a single-leg five-level FCC, one time constant is infinite for a zero desired output voltage. In this paper, a modified PS-PWM scheme for a single-leg five-level FCC is presented, which results in faster balancing over the total duty-ratio range. The modified PS-PWM scheme is studied, resulting in an averaged voltage-balancing model. This model is verified using simulations and experiments. The modified PS-PWM scheme solves the slow-balancing problems of the normal PS-PWM method for odd-level FCCs, while maintaining the passive control property, and it provides a self-precharge capability.

160 citations