Journal ArticleDOI
Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol
Debasri Saha,Susmita Sur-Kolay +1 more
Reads0
Chats0
TLDR
This work establishes that Verify_ZKP satisfies zero-knowledge property, and introduces statistical metrics to measure its robustness and overhead, and has simulated the protocol for IWLS'05 FPGA benchmarks.Abstract:
In nanometer technology regime, design components mandate their reuse to meet the complex design challenges and hence comprise Intellectual Property (IP). Unauthorized reuse raises major security issues. IP mark(s) is embedded into a design for establishing the veracity of a legal IP owner/buyer. However, methods for trustworthy public verification of IP marks are not secure. For field-programmable gate-array (FPGA) designs, marks become prone to tampering, and even being overridden by an attacker's signature after public verification. In order to ensure trustworthy yet leakage-proof public verification based on the marks hidden in a FPGA design, we propose a zero-knowledge protocol Verify_ZKP. It is an interactive two-person game between the prover and the verifier. This protocol is fast, incurs no additional design overhead, and needs no centralized signature database. We establish that Verify_ZKP satisfies zero-knowledge property, and introduce statistical metrics to measure its robustness. We have simulated our protocol for IWLS'05 FPGA benchmarks. Experimental results on robustness and overhead are very encouraging.read more
Citations
More filters
Journal ArticleDOI
Deep Reinforcement Learning for Resource Protection and Real-Time Detection in IoT Environment
TL;DR: A fast deep-reinforcement-learning (DRL)-based detection algorithm for virtual IP watermarks is proposed by combining the technologies of mapping function and DRL to preprocess the ownership information of the IP circuit resource.
Journal ArticleDOI
Exploring DWT-SVD-DCT feature parameters for robust multiple watermarking against JPEG and JPEG2000 compression
Hwai-Tsu Hu,Ling-Yuan Hsu +1 more
TL;DR: This paper presents a novel scheme to implement blind image watermarking based on the feature parameters extracted from a composite domain including the discrete wavelet transform (DWT), singular value decomposition (SVD), and discrete cosinetransform (DCT).
Journal ArticleDOI
Recent Attacks and Defenses on FPGA-based Systems
Jiliang Zhang,Gang Qu +1 more
TL;DR: Field-programmable gate array (FPGA) is a kind of programmable chip that is widely used in many areas, including automotive electronics, medical devices, military and consumer electronics, and is increasingly being used in smart grids.
Proceedings ArticleDOI
A survey on security and trust of FPGA-based systems
Jiliang Zhang,Gang Qu +1 more
TL;DR: For each party involved in FPGA supply and demand, the security and trust problems they need to be aware of and the solutions that are available are shown.
Journal ArticleDOI
Study on PUF based secure protection for IC design
TL;DR: This work has analyzed and summarized Physical Unclonable Function techniques and current research status, and demonstrates PUF in multiprocessor by analyzing security and overhead on previous PUF techniques.
References
More filters
Book
Space-filling curves
TL;DR: The subject of space-filling curves has generated a great deal of interest in the 100 years since the first such curve was discovered by Peano as discussed by the authors, but there have been no comprehensive treatment of the subject since Siepinsky's in 1912.
Book
Correlation and dependence
TL;DR: Notations and definitions correlation and dependence - an introspection concepts of dependence and stochastic ordering copulas Farlie-Gumbel-Morgenstern models of dependence global versus local dependence between random variables.
Journal ArticleDOI
HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection
TL;DR: Simulation results for a set of ISCAS-89 benchmark circuits and the advanced-encryption-standard IP core show that high levels of security can be achieved at less than 5% area and power overhead under delay constraint.
Journal ArticleDOI
Constraint-based watermarking techniques for design IP protection
Andrew B. Kahng,John Lach,William H. Mangione-Smith,Stefanus Mantik,Igor L. Markov,Miodrag Potkonjak,P. Tucker,H. Wang,G. Wolfe +8 more
TL;DR: Watermarking-based IP protection as mentioned in this paper addresses IP protection by tracing unauthorized reuse and making untraceable unauthorized reuse as difficult as recreating given pieces of IP from scratch, where a watermark is a mechanism for identification that is nearly invisible to human and machine inspection; difficult to remove; and permanently embedded as an integral part of the design.
Journal ArticleDOI
IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores
TL;DR: A procedure for intellectual property protection of digital circuits called IPP@HDL is presented, which relies on hosting the bits of the digital signature within memory structures or combinational logic that are part of the system at the high level description of the design.