Journal ArticleDOI
Statistical Compact Model Parameter Extraction by Direct Fitting to Variations
K. Takeuchi,Masami Hane +1 more
Reads0
Chats0
TLDR
In this article, a statistical compact model parameter extraction method is proposed and described in detail, where the target of fitting is not the individual transistor, but statistically analyzed results (more specifically, principal components) of measured data.Abstract:
In this paper, a new method of statistical compact model parameter extraction is proposed and described in detail. The method is characterized in that the target of fitting is not the individual transistor, but statistically analyzed results (more specifically, principal components) of measured data. Variations of transistor characteristics can be translated into equivalent variations of compact model parameters by only one fitting step without repeating the parameter extraction procedure multiple times. Since the fitting is based on the response of a compact model to parameters, detailed information of the model is not necessary. The method has been applied to modeling the variations of metal-oxide-semiconductor field-effect transistor current versus voltage characteristics, and its validity has been confirmed.read more
Citations
More filters
Book
Analog-to-Digital Conversion
TL;DR: Analog-to-Digital Conversion presents an overview of the state-of-the-art in this field and focuses on issues of optimizing accuracy and speed while reducing the power level, which makes it a reference for the experienced engineer.
Journal ArticleDOI
Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP
Binjie Cheng,Daryoosh Dideban,Negin Moezi,Campbell Millar,Gareth Roy,Xingsheng Wang,Scott Roy,Asen Asenov +7 more
TL;DR: Based on 3D atomistic simulation results, this article evaluates the accuracy of statistical parameter generation for two industry-standard compact device models.
Journal ArticleDOI
Device- and Circuit-Level Variability Caused by Line Edge Roughness for Sub-32-nm FinFET Technologies
TL;DR: In this article, the variability impact of line edge roughness on sub-32-nm fin-shaped FETs was investigated from both device-and circuit-level perspectives using computer-aided design simulations.
Journal ArticleDOI
Evaluation of Digital Circuit-Level Variability in Inversion-Mode and Junctionless FinFET Technologies
TL;DR: Results show that variability-induced shifts and broadening of timing and power in large-scale digital circuits are not significant and can be accommodated in the design budget, and the observed reduction in Vccmin with technology scaling suggests that digital circuits implemented with JL FinFETs may eventually offer the same level of operability as those based on IM FinFets, especially in the presence of circuit-level SRAM robustness optimizations.
Journal ArticleDOI
FinFET Centric Variability-Aware Compact Model Extraction and Generation Technology Supporting DTCO
Xingsheng Wang,Binjie Cheng,David Reid,Andrew Pender,Plamen Asenov,Campbell Millar,Asen Asenov +6 more
TL;DR: A FinFET-focused variability-aware compact model (CM) extraction and generation technology supporting design-technology co-optimization and the use of the hierarchical CM is illustrated in the simulation of FinFet-based SRAM cells and ring oscillators.
References
More filters
Journal ArticleDOI
Minimizing multimodal functions of continuous variables with the “simulated annealing” algorithm—Corrigenda for this article is available here
TL;DR: A new global optimization algorithm for functions of continuous variables is presented, derived from the “Simulated Annealing” algorithm recently introduced in combinatorial optimization, which is quite costly in terms of function evaluations, but its cost can be predicted in advance, depending only slightly on the starting point.
Journal ArticleDOI
Statistical modeling of device mismatch for analog MOS integrated circuits
TL;DR: A generalized parameter-level statistical model, called statistical MOS (SMOS), capable of generating statistically significant model decks from intra- and inter-die parameter statistics is described, and Calculated model decks preserve the inherent correlations between model parameters while accounting for the dependence of parameter variance on device separation distance and device area.
Journal ArticleDOI
An easy-to-use mismatch model for the MOS transistor
TL;DR: In this article, a physics-based mismatch model is presented on a 0.18/spl mu/m technology and the accuracy of the model is examined and found to be within 20% in the strong inversion region.
Proceedings ArticleDOI
E-T based statistical modeling and compact statistical circuit simulation methodologies
TL;DR: A new statistical parameter extraction methodology which translates actual process variations into SPICE model parameter variations is presented and excellent, overall I-V curve fit for multiple device geometries is achieved.
Proceedings ArticleDOI
Efficient statistical BJT modeling, why /spl beta/ is more than I/sub c//I/sub b/
TL;DR: A new, efficient, accurate method for statistical BJT modeling, using backward propagation of variance (BPV), which takes only minutes to run on an engineering workstation.