Open AccessBook
Understanding Delta-Sigma Data Converters
Reads0
Chats0
TLDR
This chapter discusses the design and simulation of delta-sigma modulator systems, and some of the considerations for implementation considerations for [Delta][Sigma] ADCs.Abstract:
Chapter 1: Introduction.Chapter 2: The first-order delta-sigma modulator.Chapter 3: The second-order delta-sigma modulator.Chapter 4: Higher-order delta-sigma modulation.Chapter 5: Bandpass and quadrature delta-sigma modulation.Chapter 6: Implementation considerations for [Delta][Sigma] ADCs.Chapter 7: Delta-sigma DACs.Chapter 8: High-level design and simulation.Chapter 9: Example modulator systems.Appendix A: Spectral estimation.Appendix B: The delta-sigma toolbox.Appendix C: Noise in switched-capacitor delta-sigma data converters.read more
Citations
More filters
High Precision Current Measurement for Power Converters
TL;DR: In this article, the most commonly used devices for the measurement of power converter currents and their test and calibration methods are reviewed and compared, as well as test and calibrations methods.
Journal ArticleDOI
Highly Linear Noise-Shaped Pipelined ADC Utilizing a Relaxed Accuracy Front-End
O. Rajaee,Un-Ku Moon +1 more
TL;DR: A noise-shaped pipelined ADC with minimal complexity ΔΣ modulator in the first two sub-ADCs and residue feedback in the latter stages lead to high-order noise shaping and reduced sensitivity to analog imperfections in the front-end stage.
Journal ArticleDOI
A ΣΔ micro accelerometer with 6 µg/√Hz resolution and 130 dB dynamic range
TL;DR: In this paper, a low noise, high dynamic-range ΣΔ readout for low cost capacitive Micro-Electro-Mechanical Systems (MEMS) accelerometers is presented.
Proceedings Article
A SAR-Assisted Two-Stage Pipeline ADC
Chun C. Lee,Michael P. Flynn +1 more
TL;DR: A two-stage pipeline ADC architecture with a large first-stage resolution, enabled with the help of a SAR-based sub-ADC, achieves low-power, high-resolution and high-speed operation without calibration.
Proceedings ArticleDOI
A low power temperature sensor for IOT applications in CMOS 65nm technology
TL;DR: The shift of the trimming circuitry and of a portion of the readout operations into the digital domain, combined with a reduced design complexity in the sensor analog front-end, allow the minimization of the power consumption.
References
More filters
Journal ArticleDOI
A higher order topology for interpolative modulators for oversampling A/D converters
TL;DR: Higher order modulators are shown not only to greatly reduce oversampling requirements for high-resolution conversion applications, but also to randomize the quantization noise, avoiding the need for dithering.
Journal ArticleDOI
Decimation for Sigma Delta Modulation
TL;DR: It is shown that digital filters comprising cascades of integrate-and-dump functions can match the structure of the noise from sigma delta modulation to provide decimation with negligible loss of signal-to-noise ratio.
Journal ArticleDOI
An analysis of nonlinear behavior in delta - sigma modulators
Sasan H. Ardalan,J.J. Paulos +1 more
TL;DR: This paper introduces a new method of analysis for deltasigma modulators based on modeling the nonlinear quantizer with a linearized gain, obtained by minimizing a mean-square-error criterion, followed by an additive noise source representing distortion components.
Book ChapterDOI
The Structure of Quantization Noise from Sigma-Delta Modulation
James C. Candy,O. Benjamin +1 more
TL;DR: Simple algebraic expressions for this modulation noise and its spectrum in terms of the input amplitude are derived and can be useful for designing oversampled analog to digital converters that use sigma-delta modulation for the primary conversion.
Journal ArticleDOI
A fourth-order bandpass sigma-delta modulator
TL;DR: The modulator of a bandpass analog/digital (A/D) converter, with 63 dB signal/noise for broadcast AM bandwidth signals centered at 455 kHz, has been implemented by modifying a commercial digital-audio sigma-delta ( Sigma Delta ) converter.